We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 68acafb commit 00ab471Copy full SHA for 00ab471
examples/uart-dma.rs
@@ -234,12 +234,7 @@ fn DMA1_STREAM1() {
234
cortex_m::interrupt::free(|cs| {
235
if let Some(transfer) = G_TRANSFER.borrow(cs).borrow_mut().as_mut() {
236
// Its important to clear fifo errors as the transfer is paused until it is cleared
237
- if transfer.flags() == DmaFlag::FifoError {
238
- transfer.clear_fifo_error();
239
- }
240
- if transfer.flags() == DmaFlag::TransferComplete {
241
- transfer.clear_transfer_complete();
242
+ transfer.clear_flags(DmaFlag::FifoError | DmaFlag::TransferComplete);
243
}
244
});
245
0 commit comments