We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0f97c39 commit 4979643Copy full SHA for 4979643
src/rcc.rs
@@ -479,6 +479,10 @@ impl CFGR {
479
cortex_m::asm::delay(16);
480
481
Clocks {
482
+ hse: match self.hse {
483
+ Some(hse) => Some(Hertz(hse.freq)),
484
+ None => None,
485
+ },
486
hclk: Hertz(hclk),
487
pclk1: Hertz(pclk1),
488
pclk2: Hertz(pclk2),
@@ -494,6 +498,7 @@ impl CFGR {
494
498
/// The existence of this value indicates that the clock configuration can no longer be changed
495
499
#[derive(Clone, Copy)]
496
500
pub struct Clocks {
501
+ hse: Option<Hertz>,
497
502
hclk: Hertz,
503
pclk1: Hertz,
504
pclk2: Hertz,
0 commit comments