Skip to content

Commit bfd7204

Browse files
committed
HRTIM: Fix bugs caused by traitification
1 parent 76acb5d commit bfd7204

File tree

2 files changed

+19
-19
lines changed

2 files changed

+19
-19
lines changed

src/hrtim/control.rs

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -212,70 +212,70 @@ pub struct HrPwmControl {
212212
use super::adc_trigger::{Adc13Trigger, Adc24Trigger, Adc579Trigger, Adc6810Trigger};
213213

214214
impl HrPwmControl {
215-
pub fn enable_adc_trigger1_source<T: Adc13Trigger>(&mut self, _trigger: T) {
215+
pub fn enable_adc_trigger1_source<T: Adc13Trigger>(&mut self, _trigger: &T) {
216216
let common = unsafe { &*HRTIM_COMMON::ptr() };
217217
unsafe {
218218
common.adc1r.modify(|r, w| w.bits(r.bits() | T::BITS));
219219
}
220220
}
221221

222-
pub fn enable_adc_trigger2_source<T: Adc24Trigger>(&mut self, _trigger: T) {
222+
pub fn enable_adc_trigger2_source<T: Adc24Trigger>(&mut self, _trigger: &T) {
223223
let common = unsafe { &*HRTIM_COMMON::ptr() };
224224
unsafe {
225225
common.adc2r.modify(|r, w| w.bits(r.bits() | T::BITS));
226226
}
227227
}
228228

229-
pub fn enable_adc_trigger3_source<T: Adc13Trigger>(&mut self, _trigger: T) {
229+
pub fn enable_adc_trigger3_source<T: Adc13Trigger>(&mut self, _trigger: &T) {
230230
let common = unsafe { &*HRTIM_COMMON::ptr() };
231231
unsafe {
232232
common.adc3r.modify(|r, w| w.bits(r.bits() | T::BITS));
233233
}
234234
}
235235

236-
pub fn enable_adc_trigger4_source<T: Adc24Trigger>(&mut self, _trigger: T) {
236+
pub fn enable_adc_trigger4_source<T: Adc24Trigger>(&mut self, _trigger: &T) {
237237
let common = unsafe { &*HRTIM_COMMON::ptr() };
238238
unsafe {
239239
common.adc4r.modify(|r, w| w.bits(r.bits() | T::BITS));
240240
}
241241
}
242242

243-
pub fn enable_adc_trigger5_source<T: Adc579Trigger>(&mut self, _trigger: T) {
243+
pub fn enable_adc_trigger5_source<T: Adc579Trigger>(&mut self, _trigger: &T) {
244244
let common = unsafe { &*HRTIM_COMMON::ptr() };
245245
common
246246
.adcer
247247
.modify(|_r, w| w.adc5trg().variant(T::BITS as u8));
248248
}
249249

250-
pub fn enable_adc_trigger6_source<T: Adc6810Trigger>(&mut self, _trigger: T) {
250+
pub fn enable_adc_trigger6_source<T: Adc6810Trigger>(&mut self, _trigger: &T) {
251251
let common = unsafe { &*HRTIM_COMMON::ptr() };
252252
common
253253
.adcer
254254
.modify(|_r, w| w.adc6trg().variant(T::BITS as u8));
255255
}
256256

257-
pub fn enable_adc_trigger7_source<T: Adc579Trigger>(&mut self, _trigger: T) {
257+
pub fn enable_adc_trigger7_source<T: Adc579Trigger>(&mut self, _trigger: &T) {
258258
let common = unsafe { &*HRTIM_COMMON::ptr() };
259259
common
260260
.adcer
261261
.modify(|_r, w| w.adc7trg().variant(T::BITS as u8));
262262
}
263263

264-
pub fn enable_adc_trigger8_source<T: Adc6810Trigger>(&mut self, _trigger: T) {
264+
pub fn enable_adc_trigger8_source<T: Adc6810Trigger>(&mut self, _trigger: &T) {
265265
let common = unsafe { &*HRTIM_COMMON::ptr() };
266266
common
267267
.adcer
268268
.modify(|_r, w| w.adc8trg().variant(T::BITS as u8));
269269
}
270270

271-
pub fn enable_adc_trigger9_source<T: Adc579Trigger>(&mut self, _trigger: T) {
271+
pub fn enable_adc_trigger9_source<T: Adc579Trigger>(&mut self, _trigger: &T) {
272272
let common = unsafe { &*HRTIM_COMMON::ptr() };
273273
common
274274
.adcer
275275
.modify(|_r, w| w.adc9trg().variant(T::BITS as u8));
276276
}
277277

278-
pub fn enable_adc_trigger10_source<T: Adc6810Trigger>(&mut self, _trigger: T) {
278+
pub fn enable_adc_trigger10_source<T: Adc6810Trigger>(&mut self, _trigger: &T) {
279279
let common = unsafe { &*HRTIM_COMMON::ptr() };
280280
common
281281
.adcer

src/hrtim/output.rs

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -28,20 +28,20 @@ macro_rules! hrtim_out {
2828
common.odisr.write(|w| { w.$tXYodis().set_bit() });
2929
}
3030

31-
fn enable_set_event<ES: EventSource<PSCL, $TIMX>>(&mut self, _set_event: &ES) {
31+
fn enable_set_event<ES: EventSource<$TIMX, PSCL>>(&mut self, _set_event: &ES) {
3232
let tim = unsafe { &*$TIMX::ptr() };
3333
unsafe { tim.$setXYr.modify(|r, w| w.bits(r.bits() | ES::BITS)); }
3434
}
35-
fn disable_set_event<ES: EventSource<PSCL, $TIMX>>(&mut self, _set_event: &ES) {
35+
fn disable_set_event<ES: EventSource<$TIMX, PSCL>>(&mut self, _set_event: &ES) {
3636
let tim = unsafe { &*$TIMX::ptr() };
3737
unsafe { tim.$setXYr.modify(|r, w| w.bits(r.bits() & !ES::BITS)); }
3838
}
3939

40-
fn enable_rst_event<ES: EventSource<PSCL, $TIMX>>(&mut self, _reset_event: &ES) {
40+
fn enable_rst_event<ES: EventSource<$TIMX, PSCL>>(&mut self, _reset_event: &ES) {
4141
let tim = unsafe { &*$TIMX::ptr() };
4242
unsafe { tim.$rstXYr.modify(|r, w| w.bits(r.bits() | ES::BITS)); }
4343
}
44-
fn disable_rst_event<ES: EventSource<PSCL, $TIMX>>(&mut self, _reset_event: &ES) {
44+
fn disable_rst_event<ES: EventSource<$TIMX, PSCL>>(&mut self, _reset_event: &ES) {
4545
let tim = unsafe { &*$TIMX::ptr() };
4646
unsafe { tim.$rstXYr.modify(|r, w| w.bits(r.bits() & !ES::BITS)); }
4747
}
@@ -97,25 +97,25 @@ pub trait HrOutput<PSCL, TIM> {
9797
///
9898
/// NOTE: Enabling the same event for both SET and RESET
9999
/// will make that event TOGGLE the output
100-
fn enable_set_event<ES: EventSource<PSCL, TIM>>(&mut self, set_event: &ES);
100+
fn enable_set_event<ES: EventSource<TIM, PSCL>>(&mut self, set_event: &ES);
101101

102102
/// Stop listening to the specified event
103-
fn disable_set_event<ES: EventSource<PSCL, TIM>>(&mut self, set_event: &ES);
103+
fn disable_set_event<ES: EventSource<TIM, PSCL>>(&mut self, set_event: &ES);
104104

105105
/// Set this output to *not* active every time the specified event occurs
106106
///
107107
/// NOTE: Enabling the same event for both SET and RESET
108108
/// will make that event TOGGLE the output
109-
fn enable_rst_event<ES: EventSource<PSCL, TIM>>(&mut self, reset_event: &ES);
109+
fn enable_rst_event<ES: EventSource<TIM, PSCL>>(&mut self, reset_event: &ES);
110110

111111
/// Stop listening to the specified event
112-
fn disable_rst_event<ES: EventSource<PSCL, TIM>>(&mut self, reset_event: &ES);
112+
fn disable_rst_event<ES: EventSource<TIM, PSCL>>(&mut self, reset_event: &ES);
113113

114114
/// Get current state of the output
115115
fn get_state(&self) -> State;
116116
}
117117

118-
#[derive(Debug, PartialEq)]
118+
#[derive(Debug, PartialEq, Copy, Clone)]
119119
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
120120
pub enum State {
121121
Idle,

0 commit comments

Comments
 (0)