We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c2b4f41 commit 50e9f72Copy full SHA for 50e9f72
README.md
@@ -39,11 +39,11 @@ of support for peripherals is shown in the table below.
39
| ICache | ✅ | - | |
40
| I2C | ✅ | - | Controller operation is done; Target is 🚧 |
41
| CAN | 🚧 | - | |
42
-| Rng | 🚧 | #34| |
43
-| SPI | 🚧 | #36 | |
+| Rng | 🚧 | [#34](https://github.com/stm32-rs/stm32h5xx-hal/issues/34)| |
+| SPI | 🚧 | [#36](https://github.com/stm32-rs/stm32h5xx-hal/issues/36) | |
44
| UART | 🚧 | - | |
45
| DMA | 🚧 | - | |
46
-| ADC | ❌ | #35 | |
+| ADC | ❌ | [#35](https://github.com/stm32-rs/stm32h5xx-hal/issues/35) | |
47
| Timers | ❌ | - | |
48
| PWM | ❌ | - | |
49
| Rtc | ❌ | - | |
0 commit comments