File tree Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -60,7 +60,7 @@ fn setup_clocks(prec: rec::Rng, clocks: &CoreClocks) -> Hertz {
60
60
) ) ]
61
61
62
62
/// Note:
63
- /// This uses the register values specified in AN4230 but verification
63
+ /// This uses the register values specified in AN4230 but verification
64
64
/// using this HAL has not been performed. Users can/should do their
65
65
/// own verification or request documentation from ST directly.
66
66
/// Requires RNG to be disabled since some register values can only be written when RNGEN = 0
@@ -75,7 +75,7 @@ pub trait RngNist {
75
75
) ) ]
76
76
impl RngNist for RNG {
77
77
/// Note:
78
- /// This uses the register values specified in AN4230 but verification
78
+ /// This uses the register values specified in AN4230 but verification
79
79
/// using this HAL has not been performed. Users can/should do their
80
80
/// own verification or request documentation from ST directly.
81
81
/// Requires RNG to be disabled since some register values can only be written when RNGEN = 0
@@ -141,7 +141,7 @@ impl RngExt for RNG {
141
141
self . htcr ( ) . write ( |w| unsafe { w. bits ( 0xAAC7 ) } ) ;
142
142
143
143
// Set noise source control register
144
- // Note:
144
+ // Note:
145
145
// This is currently not available in the PAC or SVD for H503 but is planned to be added
146
146
#[ cfg( not( feature = "stm32h503" ) ) ]
147
147
self . nscr ( ) . write ( |w| unsafe { w. bits ( 0x0003FFFF ) } ) ;
You can’t perform that action at this time.
0 commit comments