We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
GpioLine
1 parent 22c8af2 commit 07a9e6aCopy full SHA for 07a9e6a
src/exti.rs
@@ -268,6 +268,9 @@ pub trait ExtiLine: Sized + sealed::Sealed {
268
///
269
/// All `GpioLine`s are *configurable*: They can be configured to listen for
270
/// rising or falling edges.
271
+///
272
+/// You can create a `GpioLine` by using the `ExtiLine::from_raw_line` method.
273
+/// Lines `0..=15` are valid GPIO lines.
274
#[derive(Copy, Clone, PartialEq, Eq)]
275
pub struct GpioLine(u8);
276
0 commit comments