ASIC Physical Design

[abdelazeem201]

Hey Yuli,

I am gonna use this project through ASIC Design Approach, Do you have any Tips for me?

Like Did you decide the Clock frequency?, Did you have any cloudy logic that take more than one Clock cycle?

[stremovsky]

Hello I am not sure the code is relevant, may be part of it. I never reached the hardware step - so I do not know about timing for a real ASIC. A new idea I was thinking about - use memory based CPU instead of ASIC (they are called APU). This way you get extra accelerated speed when working with memory and you can change the code if needed. For example, GSI Technology makes such chips. They are used by AI experts. So, if you have budget to do the POC, lets have a chat about it. Best regards, Yuli ***@***.***

…

On Mon, Apr 10, 2023, 23:41 Ahmed Abdelazeem ***@***.***> wrote: Hey Yuli, I am gonna use this project through ASIC Design Approach, Do you have any Tips for me? Like Did you decide the Clock frequency?, Did you have any cloudy logic that take more than one Clock cycle? — Reply to this email directly, view it on GitHub <#4>, or unsubscribe <https://github.com/notifications/unsubscribe-auth/ADEFWYVBZLJKSIULYTKO5J3XARV6RANCNFSM6AAAAAAWZMVRIU> . You are receiving this because you are subscribed to this thread.Message ID: ***@***.***>