Skip to content

Commit 1a906af

Browse files
Merge pull request #62280 from aschwaighofer/reenable_resilient_debug_value
Fix and re-enable test resilient_debug_value.sil
2 parents 05756a4 + 1fd0061 commit 1a906af

File tree

1 file changed

+4
-5
lines changed

1 file changed

+4
-5
lines changed

test/DebugInfo/resilient_debug_value.sil

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,6 @@
88
// RUN: %target-swift-frontend -g -I %t -emit-ir %s -o - | %FileCheck %s
99

1010
// REQUIRES: CPU=arm64 || CPU=x86_64
11-
// REQUIRES: rdar102535969
1211

1312
import resilient_struct
1413

@@ -22,7 +21,7 @@ bb0:
2221
%1 = tuple ()
2322
return %1 : $()
2423
}
25-
26-
// CHECK: %assertions.debug = alloca i8*
27-
// CHECK: %assertions = alloca i8, i64 %size
28-
// CHECK: store i8* %assertions, i8** %assertions.debug
24+
// CHECK: define{{.*}} swiftcc void @test_debug_value_resilient()
25+
// CHECK: [[ASSERTIONSDBG:%.*]] = alloca i8*
26+
// CHECK: [[ASSERTIONS:%.*]] = alloca i8, i64 %size
27+
// CHECK: store i8* [[ASSERTIONS]], i8** [[ASSERTIONSDBG]]

0 commit comments

Comments
 (0)