Skip to content

Commit 92c3597

Browse files
committed
test
1 parent 3ce7c5a commit 92c3597

File tree

2 files changed

+12
-12
lines changed

2 files changed

+12
-12
lines changed

src/riscv.h

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -84,6 +84,18 @@ enum {
8484
};
8585
/* clang-format on */
8686

87+
enum TRAP_CODE {
88+
INSN_MISALIGNED = 0,
89+
ILLEGAL_INSN = 2,
90+
BREAKPOINT = 3,
91+
LOAD_MISALIGNED = 4,
92+
STORE_MISALIGNED = 6,
93+
PAGEFAULT_INSN = 12,
94+
PAGEFAULT_LOAD = 13,
95+
PAGEFAULT_STORE = 15,
96+
ECALL_M = 11,
97+
};
98+
8799
#define MISA_SUPER (1 << ('S' - 'A'))
88100
#define MISA_USER (1 << ('U' - 'A'))
89101
#define MISA_I (1 << ('I' - 'A'))

src/system.h

Lines changed: 0 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -21,18 +21,6 @@
2121
rv->io.on_trap(rv); \
2222
}
2323

24-
enum TRAP_CODE {
25-
INSN_MISALIGNED = 0,
26-
ILLEGAL_INSN = 2,
27-
BREAKPOINT = 3,
28-
LOAD_MISALIGNED = 4,
29-
STORE_MISALIGNED = 6,
30-
PAGEFAULT_INSN = 12,
31-
PAGEFAULT_LOAD = 13,
32-
PAGEFAULT_STORE = 15,
33-
ECALL_M = 11,
34-
};
35-
3624
/* PTE XWRV bit in order */
3725
enum SV32_PTE_PERM {
3826
NEXT_PG_TBL = 0b0001,

0 commit comments

Comments
 (0)