We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 0252892 + 2600bf8 commit e788620Copy full SHA for e788620
minimal.dts
@@ -6,7 +6,7 @@
6
model = "semu";
7
8
aliases {
9
- serial0 = "/soc/serial@4000000";
+ serial0 = "/soc@F0000000/serial@4000000";
10
};
11
12
chosen {
@@ -28,6 +28,7 @@
28
mmu-type = "riscv,rv32";
29
cpu0_intc: interrupt-controller {
30
#interrupt-cells = <1>;
31
+ #address-cells = <0>;
32
interrupt-controller;
33
compatible = "riscv,cpu-intc";
34
@@ -40,7 +41,7 @@
40
41
reg-names = "sram0";
42
43
- soc {
44
+ soc: soc@F0000000 {
45
#address-cells = <1>;
46
#size-cells = <1>;
47
compatible = "simple-bus";
0 commit comments