Skip to content

Commit c346f40

Browse files
authored
[RISCV] Use llvm_anyint_ty instead of llvm_any_ty for scalar intrinsics. NFC (llvm#154816)
1 parent fc5fcc0 commit c346f40

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

llvm/include/llvm/IR/IntrinsicsRISCV.td

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -80,11 +80,11 @@ let TargetPrefix = "riscv" in {
8080
let TargetPrefix = "riscv" in {
8181

8282
class RISCVBitManipGPRIntrinsics
83-
: DefaultAttrsIntrinsic<[llvm_any_ty],
83+
: DefaultAttrsIntrinsic<[llvm_anyint_ty],
8484
[LLVMMatchType<0>],
8585
[IntrNoMem, IntrSpeculatable]>;
8686
class RISCVBitManipGPRGPRIntrinsics
87-
: DefaultAttrsIntrinsic<[llvm_any_ty],
87+
: DefaultAttrsIntrinsic<[llvm_anyint_ty],
8888
[LLVMMatchType<0>, LLVMMatchType<0>],
8989
[IntrNoMem, IntrSpeculatable]>;
9090

@@ -115,11 +115,11 @@ let TargetPrefix = "riscv" in {
115115

116116
// Zimop
117117
def int_riscv_mopr
118-
: DefaultAttrsIntrinsic<[llvm_any_ty],
118+
: DefaultAttrsIntrinsic<[llvm_anyint_ty],
119119
[LLVMMatchType<0>, LLVMMatchType<0>],
120120
[IntrNoMem, IntrSpeculatable, ImmArg<ArgIndex<1>>]>;
121121
def int_riscv_moprr
122-
: DefaultAttrsIntrinsic<[llvm_any_ty],
122+
: DefaultAttrsIntrinsic<[llvm_anyint_ty],
123123
[LLVMMatchType<0>, LLVMMatchType<0>, LLVMMatchType<0>],
124124
[IntrNoMem, IntrSpeculatable, ImmArg<ArgIndex<2>>]>;
125125
} // TargetPrefix = "riscv"
@@ -135,7 +135,7 @@ defvar NoScalarOperand = 0xF;
135135
defvar NoVLOperand = 0x1F;
136136

137137
class RISCVVIntrinsic {
138-
// These intrinsics may accept illegal integer values in their llvm_any_ty
138+
// These intrinsics may accept illegal integer values in their llvm_anyint_ty
139139
// operand, so they have to be extended.
140140
Intrinsic IntrinsicID = !cast<Intrinsic>(NAME);
141141
bits<4> ScalarOperand = NoScalarOperand;

0 commit comments

Comments
 (0)