Skip to content

Commit 16b730d

Browse files
marcinszkudlinskimarcinszkudlinski
committed
Pipeline 2.0 - v3
1 parent 1c4790f commit 16b730d

10 files changed

+403
-0
lines changed

‎architectures/firmware/sof-common/pipeline_2_0/images/direct_sink_to_source.pu‎

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
left to right direction
2+
(**Module1** //Source//) as mod1
3+
rectangle "//useSource// **S2S_copy** //useSink// " as copy1
4+
(//sink// **Module2**) as mod2
5+
6+
mod1 --> copy1
7+
copy1 --> mod2

‎architectures/firmware/sof-common/pipeline_2_0/images/direct_sink_to_source_copy.pu‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
left to right direction
2+
(**Module1** //Source//) as mod1
3+
rectangle "//source// **BUFFER** //sink// " as buf1
4+
rectangle "//useSource// **S2S_copy** //useSink// " as copy1
5+
rectangle "//useSource// **S2S_copy1** //useSink// " as copy2
6+
(//Sink// **Module2**) as mod2
7+
8+
mod1 --> copy1
9+
copy1 --> buf1
10+
buf1 --> copy2
11+
copy2 --> mod2

‎architectures/firmware/sof-common/pipeline_2_0/images/multi_pipeline_scheduling.pu‎

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,37 @@
1+
left to right direction
2+
3+
package pipeline1{
4+
(LL1) #ADD1B2
5+
(LL2) #ADD1B2
6+
rectangle buffer1 #ADD1B2
7+
rectangle buffer2 #ADD1B2
8+
}
9+
10+
package pipeline2{
11+
(LL5) #B4A7E5
12+
(LL6) #B4A7E5
13+
rectangle buffer5 #B4A7E5
14+
rectangle buffer6 #B4A7E5
15+
}
16+
17+
package pipeline3{
18+
(LL3) #E3664A
19+
(LL4) #E3664A
20+
rectangle buffer3 #E3664A
21+
rectangle buffer4 #E3664A
22+
}
23+
24+
LL1 --> buffer1
25+
buffer1 --> LL2
26+
LL2 --> buffer2
27+
28+
LL5 --> buffer5
29+
buffer5 --> LL6
30+
LL6 --> buffer6
31+
32+
LL3 --> buffer3
33+
buffer3 --> LL4
34+
LL4 --> buffer4
35+
36+
buffer2 --> LL3
37+
buffer6 --> LL3

‎architectures/firmware/sof-common/pipeline_2_0/images/multi_pipeline_scheduling1.pu‎

Lines changed: 34 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,34 @@
1+
left to right direction
2+
3+
package pipeline1{
4+
(LL1) #ADD1B2
5+
(LL2) #ADD1B2
6+
rectangle buffer1 #ADD1B2
7+
rectangle buffer2 #ADD1B2
8+
(LL3) #ADD1B2
9+
(LL4) #ADD1B2
10+
rectangle buffer3 #ADD1B2
11+
rectangle buffer4 #ADD1B2
12+
}
13+
14+
package pipeline2{
15+
(LL5) #B4A7E5
16+
(LL6) #B4A7E5
17+
rectangle buffer5 #B4A7E5
18+
rectangle buffer6 #B4A7E5
19+
}
20+
21+
LL1 --> buffer1
22+
buffer1 --> LL2
23+
LL2 --> buffer2
24+
25+
LL5 --> buffer5
26+
buffer5 --> LL6
27+
LL6 --> buffer6
28+
29+
LL3 --> buffer3
30+
buffer3 --> LL4
31+
LL4 --> buffer4
32+
33+
buffer2 --> LL3
34+
buffer6 --> LL3

‎architectures/firmware/sof-common/pipeline_2_0/images/shadow_dp_buffer.pu‎

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
@startuml
2+
(**Module** //useSink//) as mod1
3+
(legacy **Module** //use audio_stream//) as mod2
4+
package comp_buffer{
5+
left to right direction
6+
usecase "shadow dp_queue" as DP1
7+
usecase "comp_buffer \n audio_stream" as cb1
8+
}
9+
mod1 --> DP1 : all feaures available
10+
DP1 --> cb1
11+
cb1 --> mod2
12+
:scheduler: as sh
13+
sh ---> comp_buffer : trigger copy from shadow to audio_stream
14+
@enduml

‎architectures/firmware/sof-common/pipeline_2_0/images/shaerd_buffer_1.pu‎

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,16 @@
1+
left to right direction
2+
(LL1)
3+
rectangle buffer1
4+
(LL2)
5+
rectangle buffer2
6+
(LL3)
7+
rectangle buffer3
8+
(...)
9+
10+
LL1 --> buffer1
11+
buffer1 --> LL2
12+
LL2 --> buffer2
13+
buffer2 --> LL3
14+
LL3 --> buffer3
15+
buffer3 --> ...
16+

‎architectures/firmware/sof-common/pipeline_2_0/images/sink_to_use_source.pu‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
left to right direction
2+
(**Module3** //use sink//) as mod3
3+
(//sink// **Module4**) as mod4
4+
5+
(**Module1** //Source//) as mod1
6+
(//use source// **Module2**) as mod2
7+
8+
mod1 --> mod2
9+
mod3 --> mod4

‎architectures/firmware/sof-common/pipeline_2_0/images/sink_to_use_source_copy.pu‎

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
left to right direction
2+
(**Module3** //use sink//) as mod3
3+
rectangle "//source// **BUFFER** //sink// " as buf2
4+
rectangle "//useSource// **S2S_copy** //useSink// " as copy1
5+
(//sink// **Module4**) as mod4
6+
7+
(**Module1** //Source//) as mod1
8+
rectangle "//source// **BUFFER** //sink// " as buf1
9+
rectangle "//useSource// **S2S_copy** //useSink// " as copy2
10+
(//use source// **Module2**) as mod2
11+
12+
mod1 --> copy1
13+
copy1 --> buf1
14+
buf1 --> mod2
15+
16+
mod3 --> copy2
17+
copy2 --> buf2
18+
buf2 --> mod4

‎architectures/firmware/sof-common/pipeline_2_0/images/use_source_to_use_sink.pu‎

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
left to right direction
2+
(**Module1** //use Source//) as mod1
3+
rectangle "//source// **BUFFER** //sink// " as buf1
4+
(//use sink// **Module2**) as Mod2
5+
6+
mod1 --> buf1
7+
buf1 --> Mod2

‎architectures/firmware/sof-common/pipeline_2_0/pipeline2_0_discussion.rst‎

Lines changed: 250 additions & 0 deletions
Large diffs are not rendered by default.

0 commit comments

Comments
 (0)