Skip to content

Commit 28e9670

Browse files
committed
typo
1 parent 7e3ef84 commit 28e9670

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

cmd/generate/main.go

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -54,8 +54,8 @@ func main() {
5454
svFile = verilog.NewVerilogFile("snippet.sv")
5555
module := svFile.CreateModule("snippet")
5656
module.Ports = []*verilog.Port{
57-
{Name: "clk", Direction: verilog.INPUT},
58-
{Name: "reset", Direction: verilog.INPUT},
57+
{Name: "clk", Direction: verilog.INPUT, Type: verilog.WIRE},
58+
{Name: "reset", Direction: verilog.INPUT, Type: verilog.WIRE},
5959
}
6060
}
6161
var ginv float32

0 commit comments

Comments
 (0)