Skip to content

Commit 5847ec2

Browse files
committed
doc/boards.yml,src/board.hpp: fixed ac701 device code
1 parent e8e92a0 commit 5847ec2

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

doc/boards.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
- ID: ac701
22
Description: Xilinx Artix-7 FPGA AC701 Evaluation Kit
33
URL: https://www.xilinx.com/products/boards-and-kits/ek-a7-ac701-g.html
4-
FPGA: Artix xc7a200t2fbg676c
4+
FPGA: Artix xc7a200tfbg676
55
Memory: OK
66
Flash: NT
77
Constraints: AC701

src/board.hpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -102,7 +102,7 @@ typedef struct {
102102
{_name, {"", _cable, _fpga_part, 0, 0, 0, COMM_DFU, {}, {}, 0, _vid, _pid, _alt}}
103103

104104
static std::map <std::string, target_board_t> board_list = {
105-
JTAG_BOARD("ac701", "xc7a200t2fbg676c", "digilent", 0, 0, CABLE_DEFAULT),
105+
JTAG_BOARD("ac701", "xc7a200tfbg676", "digilent", 0, 0, CABLE_DEFAULT),
106106
JTAG_BOARD("acornCle215", "xc7a200tsbg484", "", 0, 0, CABLE_DEFAULT),
107107
JTAG_BOARD("analogMax", "", "ft2232", 0, 0, CABLE_DEFAULT),
108108
JTAG_BOARD("litex-acorn-baseboard-mini", "xc7a200tsbg484", "", 0, 0, CABLE_DEFAULT),

0 commit comments

Comments
 (0)