Skip to content

Commit 5fefbb3

Browse files
committed
Add support for MILIANKE-S200-EG4D20 and update document
Add board definition and FPGA part ID for the MILIANKE S200 EG4D20 development board. Also update related documentation and outdated URL. Tested ok by loading bitstream to SRAM and FLASH. Signed-off-by: Junhui Liu <[email protected]>
1 parent 951db00 commit 5fefbb3

File tree

4 files changed

+14
-3
lines changed

4 files changed

+14
-3
lines changed

doc/FPGAs.yml

Lines changed: 5 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,14 +1,16 @@
11
Anlogic:
22

33
- Description: EG4
4-
Model: S20
5-
URL: http://www.anlogic.com/prod_view.aspx?TypeId=10&Id=168&FId=t3:10:3
4+
Model:
5+
- EG4D20
6+
- EG4S20
7+
URL: https://www.anlogic.com/en/product/fpga/saleagle/eg4
68
Memory: OK
79
Flash: AS
810

911
- Description: SALELF 2
1012
Model: EF2M45
11-
URL: http://www.anlogic.com/prod_view.aspx?TypeId=12&Id=170&FId=t3:12:3
13+
URL: https://www.anlogic.com/en/product/fpga/salelf/salelf2
1214
Memory: OK
1315
Flash: OK
1416

doc/boards.yml

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -552,6 +552,13 @@
552552
Memory: OK
553553
Flash: OK
554554

555+
- ID: mlk-s200-eg4d20
556+
Description: MILIANKE S200 EG4D20 Development Board
557+
URL: https://www.milianke.com/product-item-108.html
558+
FPGA: eagle s20 EG4D20EG176
559+
Memory: OK
560+
Flash: OK
561+
555562
- ID: mini_itx
556563
Description: Avnet Mini-ITX Base Kit
557564
URL: https://www.avnet.com/wps/portal/us/products/avnet-boards/avnet-board-families/mini-itx/

src/board.hpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -193,6 +193,7 @@ static std::map <std::string, target_board_t> board_list = {
193193
JTAG_BOARD("machXO2EVN", "", "ft2232", 0, 0, CABLE_DEFAULT),
194194
JTAG_BOARD("machXO3SK", "", "ft2232", 0, 0, CABLE_DEFAULT),
195195
JTAG_BOARD("machXO3EVN", "", "ft2232", 0, 0, CABLE_DEFAULT),
196+
JTAG_BOARD("mlk-s200-eg4d20", "", "anlogicCable", 0, 0, CABLE_DEFAULT),
196197
JTAG_BOARD("mimas_a7", "xc7a50tfgg484", "numato", 0, 0, CABLE_MHZ(30)),
197198
JTAG_BOARD("neso_a7", "xc7a100tcsg324", "numato-neso", 0, 0, CABLE_MHZ(30)),
198199
JTAG_BOARD("minispartan6", "", "ft2232", 0, 0, CABLE_DEFAULT),

src/part.hpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,7 @@ static std::map <uint32_t, fpga_model> fpga_list = {
2424
/**************************************************************************/
2525

2626
/* Anlogic Eagle */
27+
{0x04014c35, {"anlogic", "eagle d20", "EG4D20EG176", 8}},
2728
{0x0a014c35, {"anlogic", "eagle s20", "EG4S20BG256", 8}},
2829

2930
/* Anlogic Elf2 */

0 commit comments

Comments
 (0)