We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ca2b17a commit be84d1eCopy full SHA for be84d1e
third_party/amd/lib/TritonAMDGPUToLLVM/LoadStoreOpToLLVM.cpp
@@ -412,6 +412,7 @@ struct AsyncCopyToGlobalOpConversion
412
const AMD::TargetInfo &targetInfo) const {
413
llvm::SmallSetVector<unsigned, 10> supportedWidths;
414
switch (targetInfo.getISAFamily()) {
415
+ case mlir::triton::AMD::ISAFamily::CDNA1:
416
case mlir::triton::AMD::ISAFamily::CDNA2:
417
case mlir::triton::AMD::ISAFamily::CDNA3:
418
supportedWidths.insert(8);
0 commit comments