Skip to content
This repository was archived by the owner on Jul 17, 2025. It is now read-only.

Commit 38e276c

Browse files
committed
kernel: increase mcache for the shmem case
Signed-off-by: Reto Achermann <[email protected]>
1 parent 85f2990 commit 38e276c

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

kernel/src/arch/x86_64/rackscale/controller_state.rs

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -25,7 +25,7 @@ lazy_static! {
2525
pub(crate) static ref CONTROLLER_SHMEM_CACHES: Arc<ArrayVec<Mutex<Box<dyn MemManager + Send>>, MAX_MACHINES>> = {
2626
let mut shmem_caches = ArrayVec::new();
2727
// TODO(rackscale): think about how we should constrain the mcache?
28-
shmem_caches.push(Mutex::new(Box::new(MCache::<2048, 2048>::new_with_frame::<2048, 2048>(
28+
shmem_caches.push(Mutex::new(Box::new(MCache::<131071, 131071>::new_with_frame::<131071, 131071>(
2929
local_shmem_affinity(),
3030
get_affinity_shmem(),
3131
)) as Box<dyn MemManager + Send>));
@@ -40,11 +40,11 @@ lazy_static! {
4040

4141
/// Caches of memslices allocated by the DCM scheduler
4242
lazy_static! {
43-
pub(crate) static ref SHMEM_MEMSLICE_ALLOCATORS: Arc<ArrayVec<Mutex<MCache<0, 2048>>, MAX_MACHINES>> = {
43+
pub(crate) static ref SHMEM_MEMSLICE_ALLOCATORS: Arc<ArrayVec<Mutex<MCache<0, 65536>>, MAX_MACHINES>> = {
4444
// TODO(rackscale): think about how we should constrain the mcache?
4545
let mut shmem_allocators = ArrayVec::new();
4646
for i in 1..(MAX_MACHINES + 1) {
47-
shmem_allocators.push(Mutex::new(MCache::<0, 2048>::new(mid_to_shmem_affinity(i))));
47+
shmem_allocators.push(Mutex::new(MCache::<0, 65536>::new(mid_to_shmem_affinity(i))));
4848
}
4949
Arc::new(shmem_allocators)
5050
};

0 commit comments

Comments
 (0)