@@ -819,11 +819,10 @@ def load_order_modules(self) -> Iterable[interfaces.objects.ObjectInterface]:
819819 )
820820 peb .Ldr = peb .Ldr .cast ("pointer" , subtype = ldr_data )
821821 sym_table = self ._32bit_table_name
822- for entry in peb .Ldr .InLoadOrderModuleList .to_list (
822+ yield from peb .Ldr .InLoadOrderModuleList .to_list (
823823 f"{ sym_table } { constants .BANG } " + "_LDR_DATA_TABLE_ENTRY" ,
824824 "InLoadOrderLinks" ,
825- ):
826- yield entry
825+ )
827826 except exceptions .InvalidAddressException :
828827 return None
829828
@@ -844,11 +843,10 @@ def init_order_modules(self) -> Iterable[interfaces.objects.ObjectInterface]:
844843 )
845844 peb .Ldr = peb .Ldr .cast ("pointer" , subtype = ldr_data )
846845 sym_table = self ._32bit_table_name
847- for entry in peb .Ldr .InInitializationOrderModuleList .to_list (
846+ yield from peb .Ldr .InInitializationOrderModuleList .to_list (
848847 f"{ sym_table } { constants .BANG } " + "_LDR_DATA_TABLE_ENTRY" ,
849848 "InInitializationOrderLinks" ,
850- ):
851- yield entry
849+ )
852850 except exceptions .InvalidAddressException :
853851 return None
854852
@@ -868,11 +866,10 @@ def mem_order_modules(self) -> Iterable[interfaces.objects.ObjectInterface]:
868866 )
869867 peb .Ldr = peb .Ldr .cast ("pointer" , subtype = ldr_data )
870868 sym_table = self ._32bit_table_name
871- for entry in peb .Ldr .InMemoryOrderModuleList .to_list (
869+ yield from peb .Ldr .InMemoryOrderModuleList .to_list (
872870 f"{ sym_table } { constants .BANG } " + "_LDR_DATA_TABLE_ENTRY" ,
873871 "InMemoryOrderLinks" ,
874- ):
875- yield entry
872+ )
876873 except exceptions .InvalidAddressException :
877874 return None
878875
0 commit comments