@@ -853,6 +853,10 @@ Vector constant instructions have a mandatory :ref:`shape <syntax-vec-shape>` de
853
853
\text {f32 x4 .abs} &\Rightarrow & \F32 X4 .\VABS \\ &&|&
854
854
\text {f32 x4 .neg} &\Rightarrow & \F32 X4 .\VNEG \\ &&|&
855
855
\text {f32 x4 .sqrt} &\Rightarrow & \F32 X4 .\VSQRT \\ &&|&
856
+ \text {f32 x4 .ceil} &\Rightarrow & \F32 X4 .\VCEIL \\ &&|&
857
+ \text {f32 x4 .floor} &\Rightarrow & \F32 X4 .\VFLOOR \\ &&|&
858
+ \text {f32 x4 .trunc} &\Rightarrow & \F32 X4 .\VTRUNC \\ &&|&
859
+ \text {f32 x4 .nearest} &\Rightarrow & \F32 X4 .\VNEAREST \\ &&|&
856
860
\text {f32 x4 .add} &\Rightarrow & \F32 X4 .\VADD \\ &&|&
857
861
\text {f32 x4 .sub} &\Rightarrow & \F32 X4 .\VSUB \\ &&|&
858
862
\text {f32 x4 .mul} &\Rightarrow & \F32 X4 .\VMUL \\ &&|&
@@ -869,6 +873,10 @@ Vector constant instructions have a mandatory :ref:`shape <syntax-vec-shape>` de
869
873
\text {f64 x2 .abs} &\Rightarrow & \F64 X2 .\VABS \\ &&|&
870
874
\text {f64 x2 .neg} &\Rightarrow & \F64 X2 .\VNEG \\ &&|&
871
875
\text {f64 x2 .sqrt} &\Rightarrow & \F64 X2 .\VSQRT \\ &&|&
876
+ \text {f64 x2 .ceil} &\Rightarrow & \F64 X2 .\VCEIL \\ &&|&
877
+ \text {f64 x2 .floor} &\Rightarrow & \F64 X2 .\VFLOOR \\ &&|&
878
+ \text {f64 x2 .trunc} &\Rightarrow & \F64 X2 .\VTRUNC \\ &&|&
879
+ \text {f64 x2 .nearest} &\Rightarrow & \F64 X2 .\VNEAREST \\ &&|&
872
880
\text {f64 x2 .add} &\Rightarrow & \F64 X2 .\VADD \\ &&|&
873
881
\text {f64 x2 .sub} &\Rightarrow & \F64 X2 .\VSUB \\ &&|&
874
882
\text {f64 x2 .mul} &\Rightarrow & \F64 X2 .\VMUL \\ &&|&
@@ -913,7 +921,7 @@ Such a folded instruction can appear anywhere a regular instruction can.
913
921
914
922
.. math ::
915
923
\begin {array}{lllll}
916
- \production {instruction} &
924
+ \production {instruction} &
917
925
\text {(}~\Tplaininstr ~~\Tfoldedinstr ^\ast ~\text {)}
918
926
&\equiv \quad \Tfoldedinstr ^\ast ~~\Tplaininstr \\ &
919
927
\text {(}~\text {block}~~\Tlabel ~~\Tblocktype ~~\Tinstr ^\ast ~\text {)}
0 commit comments