@@ -81,42 +81,42 @@ n58.upload.speed=460800
81
81
n58.upload.require_upload_port=false
82
82
n58.upload.wait_for_upload_port=false
83
83
84
- # Quectel EC200 Module definition
85
- ec200 .name=Quectel EC200 LTE Cat.1 Module
84
+ # Quectel EC200U Module definition
85
+ ec200u .name=Quectel EC200U LTE Cat.1 Module
86
86
87
87
# build
88
- ec200 .build.core=logicrom
89
- ec200 .build.cpu=armca5
90
- ec200 .build.f_cpu=500000000
91
- ec200 .build.board=QUECTEL_EC200
92
- ec200 .build.mcu=rda8910
93
- ec200 .build.variant=ec200
94
- ec200 .build.vid=0x1782
95
- ec200 .build.pid=0x4D11
96
- ec200 .build.extra_flags=-DSOC_RDA8910=1 -DPLATFORM_EC200 =1
97
- ec200 .build.logicromlib=logicrom4g
98
- ec200 .build.ldscript=linkerscript_rda.ld
99
- ec200 .menu.debug.Release=Release
100
- ec200 .menu.debug.Release.build.build_type=
101
- ec200 .menu.debug.Debug=Debug
102
- ec200 .menu.debug.Debug.build.build_type=_debug
103
- ec200 .menu.stdio.none=None
104
- ec200 .menu.stdio.none.build.stdio_port=
105
- ec200 .menu.stdio.ttys0=Uart0 (/dev/ttyS0)
106
- ec200 .menu.stdio.ttys0.build.stdio_port=/dev/ttyS0
107
- ec200 .menu.stdio.ttys1=Uart1 (/dev/ttyS1)
108
- ec200 .menu.stdio.ttys1.build.stdio_port=/dev/ttyS1
109
- ec200 .menu.stdio.ttyusb=USB Uart (/dev/ttyUSB0)
110
- ec200 .menu.stdio.ttyusb.build.stdio_port=/dev/ttyUSB0
88
+ ec200u .build.core=logicrom
89
+ ec200u .build.cpu=armca5
90
+ ec200u .build.f_cpu=500000000
91
+ ec200u .build.board=QUECTEL_EC200U
92
+ ec200u .build.mcu=rda8910
93
+ ec200u .build.variant=ec200u
94
+ ec200u .build.vid=0x1782
95
+ ec200u .build.pid=0x4D11
96
+ ec200u .build.extra_flags=-DSOC_RDA8910=1 -DPLATFORM_EC200U =1
97
+ ec200u .build.logicromlib=logicrom4g
98
+ ec200u .build.ldscript=linkerscript_rda.ld
99
+ ec200u .menu.debug.Release=Release
100
+ ec200u .menu.debug.Release.build.build_type=
101
+ ec200u .menu.debug.Debug=Debug
102
+ ec200u .menu.debug.Debug.build.build_type=_debug
103
+ ec200u .menu.stdio.none=None
104
+ ec200u .menu.stdio.none.build.stdio_port=
105
+ ec200u .menu.stdio.ttys0=Uart0 (/dev/ttyS0)
106
+ ec200u .menu.stdio.ttys0.build.stdio_port=/dev/ttyS0
107
+ ec200u .menu.stdio.ttys1=Uart1 (/dev/ttyS1)
108
+ ec200u .menu.stdio.ttys1.build.stdio_port=/dev/ttyS1
109
+ ec200u .menu.stdio.ttyusb=USB Uart (/dev/ttyUSB0)
110
+ ec200u .menu.stdio.ttyusb.build.stdio_port=/dev/ttyUSB0
111
111
112
112
# upload
113
- ec200 .upload.tool=logicromflasher_rda8910
114
- ec200 .upload.protocol=logicromflasher
115
- ec200 .upload.maximum_size=1048576
116
- ec200 .upload.maximum_ram_size=1048576
117
- ec200 .upload.speed=460800
118
- ec200 .upload.require_upload_port=false
119
- ec200 .upload.wait_for_upload_port=false
113
+ ec200u .upload.tool=logicromflasher_rda8910
114
+ ec200u .upload.protocol=logicromflasher
115
+ ec200u .upload.maximum_size=1048576
116
+ ec200u .upload.maximum_ram_size=1048576
117
+ ec200u .upload.speed=460800
118
+ ec200u .upload.require_upload_port=false
119
+ ec200u .upload.wait_for_upload_port=false
120
120
121
121
# Quectel EC600 Module definition
122
122
ec600.name=Quectel EC600 LTE Cat.1 Module
0 commit comments