File tree Expand file tree Collapse file tree 1 file changed +35
-0
lines changed Expand file tree Collapse file tree 1 file changed +35
-0
lines changed Original file line number Diff line number Diff line change
1
+ {
2
+ "build" : {
3
+ "core" : " logicrom" ,
4
+ "cpu" : " armv7a" ,
5
+ "f_cpu" : " 500000000L" ,
6
+ "mcu" : " RDA8910" ,
7
+ "variant" : " eg915u" ,
8
+ "logicromtype" : " release" ,
9
+ "extra_flags" : " -DSOC_RDA8910=1 -DPLATFORM_EG915U=1" ,
10
+ "hwids" : [
11
+ [
12
+ " 0x1782" ,
13
+ " 0x4D11"
14
+ ]
15
+ ]
16
+ },
17
+ "connectivity" : [
18
+ " gsm" ,
19
+ " bluetooth" ,
20
+ " gps"
21
+ ],
22
+ "frameworks" : [
23
+ " arduino" ,
24
+ " logicromsdk"
25
+ ],
26
+ "name" : " Quectel EG915U LTE Cat.1 Module" ,
27
+ "upload" : {
28
+ "maximum_ram_size" : 1048576 ,
29
+ "maximum_size" : 1048576 ,
30
+ "require_upload_port" : false ,
31
+ "speed" : 460800
32
+ },
33
+ "url" : " https://www.quectel.com/wp-content/uploads/2022/01/Quectel_EG915U_Series_Hardware_Design_V1.0.pdf" ,
34
+ "vendor" : " Quectel Wireless Solutions Co., Ltd."
35
+ }
You can’t perform that action at this time.
0 commit comments