We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 68cd020 commit b15cc09Copy full SHA for b15cc09
include/xsimd/types/xsimd_rvv_register.hpp
@@ -147,7 +147,7 @@ namespace xsimd
147
rvv_type_info<int16_t, rvv_width_m1 * 1>::bitcast<__rvv_uint8m1_t>(
148
__rvv_uint8m1_t x) noexcept
149
{
150
- return __riscv_vreinterpret_i16m1(x);
+ return __riscv_vreinterpret_i16m1(__riscv_vreinterpret_u16m1(x));
151
}
152
template <>
153
XSIMD_INLINE rvv_type_info<int32_t, rvv_width_m1 * 1>::type
0 commit comments