Skip to content

Commit 3dac47d

Browse files
committed
Upgrade to GHC 9.6.4
1 parent 261beff commit 3dac47d

22 files changed

+29
-5
lines changed

src/Convert/AlwaysKW.hs

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,9 +12,11 @@
1212

1313
module Convert.AlwaysKW (convert) where
1414

15+
import Control.Monad (when, zipWithM, (>=>))
1516
import Control.Monad.State.Strict
1617
import Control.Monad.Writer.Strict
1718
import Data.Maybe (fromMaybe, mapMaybe)
19+
import Data.Monoid (Any(Any), getAny)
1820

1921
import Convert.Scoper
2022
import Convert.Traverse

src/Convert/Cast.hs

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -27,9 +27,11 @@
2727

2828
module Convert.Cast (convert) where
2929

30+
import Control.Monad (when)
3031
import Control.Monad.Writer.Strict
3132
import Data.List (isPrefixOf)
3233
import Data.Maybe (isJust)
34+
import Data.Monoid (Any(Any), getAny)
3335

3436
import Convert.ExprUtils
3537
import Convert.Scoper

src/Convert/GenvarName.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,7 @@
77

88
module Convert.GenvarName (convert) where
99

10+
import Control.Monad (when)
1011
import Control.Monad.State.Strict
1112
import Control.Monad.Writer.Strict
1213
import Data.Functor ((<&>))

src/Convert/Inside.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -21,6 +21,7 @@ import Language.SystemVerilog.AST
2121

2222
import Control.Monad.Writer
2323
import Data.Maybe (fromMaybe)
24+
import Data.Monoid (Any(Any), getAny)
2425

2526
convert :: [AST] -> [AST]
2627
convert = map $ traverseDescriptions $ traverseModuleItems convertModuleItem

src/Convert/Interface.hs

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,8 @@ module Convert.Interface (convert, disambiguate) where
88

99
import Data.List (intercalate, (\\))
1010
import Data.Maybe (isJust, isNothing, mapMaybe)
11+
import Data.Monoid (Any(Any), getAny)
12+
import Control.Monad (when, (>=>))
1113
import Control.Monad.Writer.Strict
1214
import Text.Read (readMaybe)
1315
import qualified Data.Map.Strict as Map

src/Convert/Jump.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11,6 +11,7 @@ module Convert.Jump (convert) where
1111

1212
import Control.Monad.State.Strict
1313
import Control.Monad.Writer.Strict
14+
import Data.Monoid (Any(Any), getAny)
1415

1516
import Convert.Traverse
1617
import Language.SystemVerilog.AST

src/Convert/Logic.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,7 @@
2525

2626
module Convert.Logic (convert) where
2727

28+
import Control.Monad (when)
2829
import Control.Monad.Writer.Strict
2930
import qualified Data.Map.Strict as Map
3031
import qualified Data.Set as Set

src/Convert/Package.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,7 @@ module Convert.Package
2323
, prefixItems
2424
) where
2525

26+
import Control.Monad (when, (>=>))
2627
import Control.Monad.State.Strict
2728
import Control.Monad.Writer.Strict
2829
import Data.Functor ((<&>))

src/Convert/ParamNoDefault.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,7 @@
1414

1515
module Convert.ParamNoDefault (convert) where
1616

17+
import Control.Monad (when)
1718
import Control.Monad.Writer.Strict
1819
import Data.List (intercalate)
1920
import qualified Data.Map.Strict as Map

src/Convert/ParamType.hs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -10,6 +10,7 @@ import Control.Monad.Writer.Strict
1010
import Data.Either (isRight, lefts)
1111
import qualified Data.Map.Strict as Map
1212
import qualified Data.Set as Set
13+
import Data.Monoid (Any(Any), getAny)
1314

1415
import Convert.Traverse
1516
import Language.SystemVerilog.AST

0 commit comments

Comments
 (0)