We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 4cc0b4a commit 41d9fbdCopy full SHA for 41d9fbd
gd32e10x/cmsis/gd/gd32e10x/include/gd32e10x.h
@@ -111,7 +111,8 @@ OF SUCH DAMAGE.
111
112
/* configuration of the Cortex-M4 processor and core peripherals */
113
#define __CM4_REV 0x0001 /*!< Core revision r0p1 */
114
-#define __MPU_PRESENT 0 /*!< GD32E10x do not provide MPU */
+// todo: change __MPU_PRESENT to 0
115
+#define __MPU_PRESENT 1 /*!< GD32E10x do not provide MPU */
116
#define __NVIC_PRIO_BITS 4 /*!< GD32E10x uses 4 bits for the priority levels */
117
#define __Vendor_SysTickConfig 0 /*!< set to 1 if different sysTick config is used */
118
#define __FPU_PRESENT 1 /*!< FPU present */
0 commit comments