|
19 | 19 | * Definitions
|
20 | 20 | *******************************************************************************/
|
21 | 21 |
|
22 |
| -#define BIT(x) (uint32_t)(1UL << (x)) |
| 22 | +#define _BIT(x) (uint32_t)(1UL << (x)) |
23 | 23 | #define MU_READ_HEADER (0x01u)
|
24 | 24 | #define GET_HDR_SIZE(x) (((x) & (uint32_t)0xFF00) >> 8u)
|
25 | 25 |
|
@@ -79,7 +79,7 @@ status_t S3MU_SendMessage(S3MU_Type *mu, void *buf, size_t wordCount)
|
79 | 79 | /* Static function to write one word to transmit register specified by index */
|
80 | 80 | static void s3mu_hal_send_data(S3MU_Type *mu, uint32_t regid, uint32_t *data)
|
81 | 81 | {
|
82 |
| - uint32_t mask = (BIT(regid)); |
| 82 | + uint32_t mask = (_BIT(regid)); |
83 | 83 | while ((mu->TSR & mask) == 0u)
|
84 | 84 | {
|
85 | 85 | }
|
@@ -167,7 +167,7 @@ status_t S3MU_ReadMessage(S3MU_Type *mu, uint32_t *buf, size_t *size, uint8_t re
|
167 | 167 | /* Static function to retrieve one word from receive register specified by index */
|
168 | 168 | static void s3mu_hal_receive_data(S3MU_Type *mu, uint32_t regid, uint32_t *data)
|
169 | 169 | {
|
170 |
| - uint32_t mask = BIT(regid); |
| 170 | + uint32_t mask = _BIT(regid); |
171 | 171 |
|
172 | 172 | while ((mu->RSR & mask) == 0u)
|
173 | 173 | {
|
@@ -248,7 +248,7 @@ static status_t s3mu_read_data_wait(S3MU_Type *mu, uint32_t *buf, uint8_t *size,
|
248 | 248 | /* Static function to retrieve one word from receive register specified by index with wait */
|
249 | 249 | static status_t s3mu_hal_receive_data_wait(S3MU_Type *mu, uint8_t regid, uint32_t *data, uint32_t wait)
|
250 | 250 | {
|
251 |
| - uint32_t mask = BIT(regid); |
| 251 | + uint32_t mask = _BIT(regid); |
252 | 252 | status_t ret = kStatus_Fail;
|
253 | 253 | while ((mu->RSR & mask) == 0u)
|
254 | 254 | {
|
|
0 commit comments