@@ -490,6 +490,26 @@ extern HAL_TickFreqTypeDef uwTickFreq;
490490#define __HAL_DBGMCU_UNFREEZE_GPDMA1_7 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP)
491491#endif /* DBGMCU_AHB1FZR_DBG_GPDMA1_CH7_STOP */
492492
493+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP )
494+ #define __HAL_DBGMCU_FREEZE_GPDMA1_8 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP)
495+ #define __HAL_DBGMCU_UNFREEZE_GPDMA1_8 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP)
496+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA1_CH8_STOP */
497+
498+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP )
499+ #define __HAL_DBGMCU_FREEZE_GPDMA1_9 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP)
500+ #define __HAL_DBGMCU_UNFREEZE_GPDMA1_9 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP)
501+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA1_CH9_STOP */
502+
503+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP )
504+ #define __HAL_DBGMCU_FREEZE_GPDMA1_10 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP)
505+ #define __HAL_DBGMCU_UNFREEZE_GPDMA1_10 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP)
506+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA1_CH10_STOP */
507+
508+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP )
509+ #define __HAL_DBGMCU_FREEZE_GPDMA1_11 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP)
510+ #define __HAL_DBGMCU_UNFREEZE_GPDMA1_11 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP)
511+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA1_CH11_STOP */
512+
493513#if defined(DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP )
494514#define __HAL_DBGMCU_FREEZE_GPDMA2_0 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP)
495515#define __HAL_DBGMCU_UNFREEZE_GPDMA2_0 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH0_STOP)
@@ -530,6 +550,25 @@ extern HAL_TickFreqTypeDef uwTickFreq;
530550#define __HAL_DBGMCU_UNFREEZE_GPDMA2_7 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP)
531551#endif /* DBGMCU_AHB1FZR_DBG_GPDMA2_CH7_STOP */
532552
553+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP )
554+ #define __HAL_DBGMCU_FREEZE_GPDMA2_8 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP)
555+ #define __HAL_DBGMCU_UNFREEZE_GPDMA2_8 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP)
556+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA2_CH8_STOP */
557+
558+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP )
559+ #define __HAL_DBGMCU_FREEZE_GPDMA2_9 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP)
560+ #define __HAL_DBGMCU_UNFREEZE_GPDMA2_9 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP)
561+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA2_CH9_STOP */
562+
563+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP )
564+ #define __HAL_DBGMCU_FREEZE_GPDMA2_10 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP)
565+ #define __HAL_DBGMCU_UNFREEZE_GPDMA2_10 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP)
566+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA2_CH10_STOP */
567+
568+ #if defined(DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP )
569+ #define __HAL_DBGMCU_FREEZE_GPDMA2_11 () SET_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP)
570+ #define __HAL_DBGMCU_UNFREEZE_GPDMA2_11 () CLEAR_BIT(DBGMCU->AHB1FZR, DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP)
571+ #endif /* DBGMCU_AHB1FZR_DBG_GPDMA2_CH11_STOP */
533572/**
534573 * @}
535574 */
0 commit comments