Skip to content

Commit 6e43d04

Browse files
gautierg-sterwango
authored andcommitted
lib/stm32: update stm32wb to cube version V1.20.0
Update Cube version for STM32WBxx series on https://github.com/STMicroelectronics from version v1.19.1 to version v1.20.0 Signed-off-by: Guillaume Gautier <[email protected]>
1 parent 3ea2380 commit 6e43d04

File tree

3 files changed

+7
-3
lines changed

3 files changed

+7
-3
lines changed

lib/stm32wb/hci/README

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,7 +6,7 @@ Origin:
66
https://github.com/STMicroelectronics/STM32CubeWB
77

88
Status:
9-
version v1.19.1
9+
version v1.20.0
1010

1111
Purpose:
1212
This library is used on stm32wb series to enable HCI communication between
@@ -48,7 +48,7 @@ URL:
4848
https://github.com/STMicroelectronics/STM32CubeWB
4949

5050
Commit:
51-
ea5475b0d214489a3a3556f7b3f66d0954d006e0
51+
529e571e91c93d4bf1aae6e0d69b9a5dcf4d828d
5252

5353
Maintained-by:
5454
External

lib/stm32wb/hci/app_conf.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -627,6 +627,7 @@ typedef enum
627627

628628
#define PUSH_BUTTON_SW1_EXTI_IRQHandler EXTI4_IRQHandler
629629
#define PUSH_BUTTON_SW2_EXTI_IRQHandler EXTI0_IRQHandler
630+
#define PUSH_BUTTON_SW3_EXTI_IRQHandler EXTI1_IRQHandler
630631
/* USER CODE END Defines */
631632
/******************************************************************************
632633
* Scheduler

lib/stm32wb/hci/shci.h

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -882,6 +882,7 @@ extern "C" {
882882
#define SHCI_C2_CONFIG_CONFIG1_BIT0_BLE_NVM_DATA_TO_SRAM (1<<0)
883883
#define SHCI_C2_CONFIG_CONFIG1_BIT1_THREAD_NVM_DATA_TO_INTERNAL_FLASH (0<<1)
884884
#define SHCI_C2_CONFIG_CONFIG1_BIT1_THREAD_NVM_DATA_TO_SRAM (1<<1)
885+
#define SHCI_C2_CONFIG_CONFIG1_BIT2_SET_EUI64_FORMAT (1<<2)
885886

886887
/**
887888
* EvtMask1
@@ -1340,7 +1341,9 @@ typedef struct {
13401341
* 1 - BLE NVM Data are written in SRAM cache pointed by BleNvmRamAddress
13411342
* - bit1 : 0 - THREAD NVM Data data are flushed in internal secure flash
13421343
* 1 - THREAD NVM Data are written in SRAM cache pointed by ThreadNvmRamAddress
1343-
* - bit2 to bit7 : Unused, shall be set to 0
1344+
* - bit2 : 0 - Thread EUI64 is set to new (and current) format
1345+
* 1 - Thread EUI64 is set to old format
1346+
* - bit3 to bit7 : Unused, shall be set to 0
13441347
* uint8_t EvtMask1 :
13451348
* When a bit is set to 0, the event is not reported
13461349
* bit0 : Asynchronous Event with Sub Evt Code 0x9201 (= SHCI_SUB_EVT_ERROR_NOTIF)

0 commit comments

Comments
 (0)