Skip to content

Commit 12dcedf

Browse files
kylebonnicinashif
kylebonnici
authored and
nashif
committed
devicetree: format files in dts/vendor/nordic
Applying dts-linter results for files in dts/vendor/nordic Signed-off-by: Kyle Micallef Bonnici <[email protected]>
1 parent 6388f3c commit 12dcedf

File tree

4 files changed

+27
-20
lines changed

4 files changed

+27
-20
lines changed

‎dts/vendor/nordic/nrf54h20.dtsi‎

Lines changed: 11 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -138,6 +138,7 @@
138138
min-residency-us = <1000>;
139139
exit-latency-us = <7>;
140140
};
141+
141142
s2ram: s2ram {
142143
compatible = "zephyr,power-state";
143144
power-state-name = "suspend-to-ram";
@@ -306,10 +307,12 @@
306307
reg = <0xd000 0x1000>;
307308
clocks = <&fll16m>;
308309
clock-frequency = <DT_FREQ_M(320)>;
309-
nordic,ficrs =
310-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_VSUP>,
311-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_COARSE_0>,
312-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_FINE_0>;
310+
nordic,ficrs = <&ficr
311+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_VSUP>,
312+
<&ficr
313+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_COARSE_0>,
314+
<&ficr
315+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_FINE_0>;
313316
nordic,ficr-names = "vsup", "coarse", "fine";
314317
};
315318

@@ -361,10 +364,9 @@
361364
status = "disabled";
362365
clocks = <&fll16m>;
363366
clock-frequency = <DT_FREQ_M(256)>;
364-
nordic,ficrs =
365-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_VSUP>,
366-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_COARSE_1>,
367-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_FINE_1>;
367+
nordic,ficrs = <&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_VSUP>,
368+
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_COARSE_1>,
369+
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_FINE_1>;
368370
nordic,ficr-names = "vsup", "coarse", "fine";
369371
};
370372

@@ -588,7 +590,7 @@
588590
#mbox-cells = <1>;
589591
};
590592

591-
canpll: clock-controller@8c2000{
593+
canpll: clock-controller@8c2000 {
592594
compatible = "nordic,nrf-auxpll";
593595
reg = <0x8c2000 0x1000>;
594596
interrupts = <194 NRF_DEFAULT_IRQ_PRIORITY>;

‎dts/vendor/nordic/nrf54l_05_10_15.dtsi‎

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -82,11 +82,13 @@
8282
#ifdef USE_NON_SECURE_ADDRESS_MAP
8383
/* intentionally empty because UICR is hardware fixed to Secure */
8484
#else
85+
8586
uicr: uicr@ffd000 {
8687
compatible = "nordic,nrf-uicr";
8788
reg = <0xffd000 0x1000>;
8889
};
8990
#endif
91+
9092
ficr: ficr@ffc000 {
9193
compatible = "nordic,nrf-ficr";
9294
reg = <0xffc000 0x1000>;
@@ -105,6 +107,7 @@
105107
#size-cells = <1>;
106108
ranges = <0x0 0x40000000 0x10000000>;
107109
#else
110+
108111
global_peripherals: peripheral@50000000 {
109112
#address-cells = <1>;
110113
#size-cells = <1>;
@@ -677,6 +680,7 @@
677680
#ifdef USE_NON_SECURE_ADDRESS_MAP
678681
/* intentionally empty because WDT30 is hardware fixed to Secure */
679682
#else
683+
680684
wdt30: watchdog@108000 {
681685
compatible = "nordic,nrf-wdt";
682686
reg = <0x108000 0x620>;
@@ -754,7 +758,7 @@
754758
#address-cells = <1>;
755759
#size-cells = <1>;
756760

757-
cpuapp_nvic: interrupt-controller@e000e100 {
761+
cpuapp_nvic: interrupt-controller@e000e100 {
758762
#address-cells = <1>;
759763
compatible = "arm,v8m-nvic";
760764
reg = <0xe000e100 0xc00>;

‎dts/vendor/nordic/nrf54lm20a.dtsi‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -855,7 +855,7 @@
855855
#address-cells = <1>;
856856
#size-cells = <1>;
857857

858-
cpuapp_nvic: interrupt-controller@e000e100 {
858+
cpuapp_nvic: interrupt-controller@e000e100 {
859859
#address-cells = <1>;
860860
compatible = "arm,v8m-nvic";
861861
reg = <0xe000e100 0xc00>;

‎dts/vendor/nordic/nrf9280.dtsi‎

Lines changed: 10 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -169,10 +169,12 @@
169169
reg = <0xd000 0x1000>;
170170
clocks = <&fll16m>;
171171
clock-frequency = <DT_FREQ_M(320)>;
172-
nordic,ficrs =
173-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_VSUP>,
174-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_COARSE_0>,
175-
<&ficr NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_FINE_0>;
172+
nordic,ficrs = <&ficr
173+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_VSUP>,
174+
<&ficr
175+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_COARSE_0>,
176+
<&ficr
177+
NRF_FICR_TRIM_APPLICATION_HSFLL_TRIM_FINE_0>;
176178
nordic,ficr-names = "vsup", "coarse", "fine";
177179
};
178180

@@ -221,10 +223,9 @@
221223
reg = <0xd000 0x1000>;
222224
clocks = <&fll16m>;
223225
clock-frequency = <DT_FREQ_M(256)>;
224-
nordic,ficrs =
225-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_VSUP>,
226-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_COARSE_1>,
227-
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_FINE_1>;
226+
nordic,ficrs = <&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_VSUP>,
227+
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_COARSE_1>,
228+
<&ficr NRF_FICR_TRIM_RADIOCORE_HSFLL_TRIM_FINE_1>;
228229
nordic,ficr-names = "vsup", "coarse", "fine";
229230
};
230231

@@ -412,7 +413,7 @@
412413
#mbox-cells = <1>;
413414
};
414415

415-
canpll: clock-controller@8c2000{
416+
canpll: clock-controller@8c2000 {
416417
compatible = "nordic,nrf-auxpll";
417418
reg = <0x8c2000 0x1000>;
418419
interrupts = <194 NRF_DEFAULT_IRQ_PRIORITY>;

0 commit comments

Comments
 (0)