Skip to content

Commit d231118

Browse files
KhanhNguyen-RVCnashif
authored andcommitted
boards: shields: add rtkmipilcdb00000be support for ek_ra8p1
Add support for the RTK MIPI LCD shield on EK-RA8P1: - Add default display configuration in .conf - Add overlay with MIPI DSI PLL, timing, gpio-hog, panel settings Signed-off-by: Khanh Nguyen <[email protected]> Signed-off-by: Khoa Nguyen <[email protected]>
1 parent f4ff6f6 commit d231118

File tree

2 files changed

+44
-0
lines changed

2 files changed

+44
-0
lines changed
Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_LV_Z_FLUSH_THREAD=n
5+
CONFIG_LV_Z_BITS_PER_PIXEL=16
6+
CONFIG_LV_COLOR_DEPTH_16=y
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
&mipi_dphy_gpio {
8+
/delete-property/ output-low;
9+
output-high;
10+
};
11+
12+
&renesas_mipi_i2c {
13+
clock-frequency = <DT_FREQ_K(100)>;
14+
};
15+
16+
&zephyr_lcdif {
17+
input-pixel-format = <PANEL_PIXEL_FORMAT_RGB_565>;
18+
};
19+
20+
&zephyr_mipi_dsi {
21+
pll-div = <3>;
22+
pll-mul-int = <125>;
23+
pll-mul-frac = "0.00";
24+
pll-out-div = <1>;
25+
lp-divisor = <5>;
26+
ulps-wakeup-period = <97>;
27+
video-mode-delay = <186>;
28+
timing = <1183 11 26 40>;
29+
30+
phys-timing {
31+
t-init = <74999>;
32+
t-clk-prep = <9>;
33+
t-hs-prep = <6>;
34+
t-lp-exit = <7>;
35+
dphytim4 = <28 1 20 7>;
36+
dphytim5 = <19 8 12>;
37+
};
38+
};

0 commit comments

Comments
 (0)