We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5c18a00 commit 0f9ebbdCopy full SHA for 0f9ebbd
dts/bindings/spi/st,stm32h7-spi.yaml
@@ -12,3 +12,18 @@ description: |
12
compatible: "st,stm32h7-spi"
13
14
include: st,stm32-spi-common.yaml
15
+
16
+properties:
17
+ midi-clock:
18
+ type: int
19
+ default: 0
20
+ description: |
21
+ (Master Inter-Data Idleness) minimum clock inserted
22
+ between two consecutive data frames.
23
24
+ mssi-clock:
25
26
27
28
+ (Master SS Idleness) minimum clock inserted between
29
+ start and first data transaction.
0 commit comments