Skip to content

Commit 1c8e46b

Browse files
gmarullnashif
authored andcommitted
doc: release-notes: group all board additions/changes
Since the introduction of HWMv2, boards can have multi-arch SoCs (e.g. nRF54), so changes to these kind of boards do not have a clear place now. Simply group all of them together. Signed-off-by: Gerard Marull-Paretas <[email protected]>
1 parent ac61867 commit 1c8e46b

File tree

1 file changed

+2
-11
lines changed

1 file changed

+2
-11
lines changed

doc/releases/release-notes-3.7.rst

Lines changed: 2 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -316,7 +316,7 @@ Boards & SoC Support
316316
* STM32C0: Added support for :kconfig:option:`CONFIG_POWEROFF`.
317317
* STM32U5: Added support for Stop3 mode.
318318

319-
* Added support for these ARM boards:
319+
* Added support for these boards:
320320

321321
* Added support for :ref:`Ambiq Apollo3 Blue board <apollo3_evb>`: ``apollo3_evb``.
322322
* Added support for :ref:`Ambiq Apollo3 Blue Plus board <apollo3p_evb>`: ``apollo3p_evb``.
@@ -332,24 +332,15 @@ Boards & SoC Support
332332
* Added support for :ref:`ST STM32L152CDISCOVERY board <stm32l1_disco_board>`: ``stm32l152c_disco``.
333333
* Added support for :ref:`ST STEVAL STWINBX1 Development kit <steval_stwinbx1_board>`: ``steval_stwinbx1``.
334334

335-
* Added support for these Xtensa boards:
336-
337-
* Made these changes for ARM boards:
335+
* Made these board changes:
338336

339337
* On :ref:`ST STM32H7B3I Discovery Kit <stm32h7b3i_dk_board>`: ``stm32h7b3i_dk_board``,
340338
enabled full cache management, Chrom-ART, double frame buffer and full refresh for
341339
optimal LVGL performance.
342340
* On ST STM32 boards, stm32cubeprogrammer runner can now be used to program external
343341
flash using ``--extload`` option.
344-
345-
* Made these changes for RISC-V boards:
346-
347-
* Made these changes for native/POSIX boards:
348-
349342
* Introduced the simulated :ref:`nrf54l15bsim<nrf54l15bsim>` target.
350-
351343
* The nrf5x bsim targets now support BT LE Coded PHY.
352-
353344
* LLVM fuzzing support has been refactored while adding support for it in native_sim.
354345

355346
* Added support for these following shields:

0 commit comments

Comments
 (0)