Skip to content

Commit 20b1f8a

Browse files
rruuaanngkartben
authored andcommitted
dts: misc: Simplify the description of the binding
Remove redundant descriptions in MISC bindings, such as "This is a representation of" and "... node". Signed-off-by: James Roy <[email protected]>
1 parent 37defe4 commit 20b1f8a

9 files changed

+9
-10
lines changed

dts/bindings/misc/ene,kb1200-gcfg.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 ENE Technology Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
description: ENE, General Configuration node
4+
description: ENE, General Configuration
55

66
compatible: "ene,kb1200-gcfg"
77

dts/bindings/misc/ene,kb1200-pmu.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2024 ENE Technology Inc.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
description: ENE, Power Manager node
4+
description: ENE, Power Manager
55

66
compatible: "ene,kb1200-pmu"
77

dts/bindings/misc/intel,timeaware-gpio.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2022 Intel Corporation
22
# SPDX-License-Identifier: Apache-2.0
33

4-
description: Intel TGPIO node
4+
description: Intel TGPIO
55

66
compatible: "intel,timeaware-gpio"
77

dts/bindings/misc/nuvoton,npcx-soc-id.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
11
# Copyright (c) 2021 Nuvoton Technology Corporation.
22
# SPDX-License-Identifier: Apache-2.0
33

4-
description: Nuvoton, NPCX soc ID node
4+
description: Nuvoton, NPCX soc ID
55

66
compatible: "nuvoton,npcx-soc-id"
77

dts/bindings/misc/nxp,rdc.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
# SPDX-License-Identifier: Apache-2.0
33

44
description: |
5-
NXP i.MX Resource Domain Controller (RDC) node.
5+
NXP i.MX Resource Domain Controller (RDC).
66
The RDC provides robust support for the isolation of destination
77
memory mapped locations such as peripherals and memory to a single
88
core, a bus master, or set of cores and bus masters.

dts/bindings/misc/nxp,s32-emios.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
# SPDX-License-Identifier: Apache-2.0
33

44
description: |
5-
NXP S32 Enhanced Modular IO SubSystem (eMIOS) node for S32 SoCs.
5+
Enhanced Modular IO SubSystem (eMIOS) for NXP S32 SoCs.
66
eMIOS provides independent unified channels (UCs), some of channels
77
have internal counter that either can be used independently or used
88
as a reference timebase (master bus) for other channels.

dts/bindings/misc/nxp,s32-lcu.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
# SPDX-License-Identifier: Apache-2.0
33

44
description: |
5-
NXP S32 Logic control Unit node for S32 SoCs.
5+
Logic control Unit for NXP S32 SoCs.
66
LCU selects multiple inputs from timers, Pulse Width Modulation
77
signals, and Input/Output (I/O) pads, and combines them
88
using a programmable logic function to create output waveforms

dts/bindings/misc/nxp,s32-trgmux.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@
22
# SPDX-License-Identifier: Apache-2.0
33

44
description: |
5-
NXP S32 Trigger Multiplexing Control node for S32 SoCs.
5+
Trigger Multiplexing Control for NXP S32 SoCs.
66
The device supports the triggering scheme between peripherals.
77
The supported trigger sources and destination can be found in
88
the device Ref Manual

dts/bindings/misc/zephyr,swdp-gpio.yaml

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3,8 +3,7 @@
33
# SPDX-License-Identifier: Apache-2.0
44

55
description: |
6-
This is a representation of the Serial Wire Debug Port interface
7-
implementation by GPIO bit-banging.
6+
Serial Wire Debug Port interface implementation by GPIO bit-banging.
87
98
Schematic using dual-supply bus transceiver and separate dout and dnoe pins
109

0 commit comments

Comments
 (0)