Skip to content

Commit 28ee068

Browse files
ainguraXmarquieguisl8vz
authored andcommitted
boards: mimxrt: enable pps output
Enable pps output for mimxrt1050 and mimxrt1060 based boards for gptp sample application validation. Signed-off-by: Hake Huang <[email protected]> Co-authored-by: Seb Laveze <[email protected]> Signed-off-by: Xabier Marquiegui <[email protected]>
1 parent 79047b5 commit 28ee068

File tree

4 files changed

+31
-0
lines changed

4 files changed

+31
-0
lines changed

boards/arm/mimxrt1050_evk/doc/index.rst

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -249,6 +249,10 @@ The MIMXRT1050 SoC has five pairs of pinmux/gpio controllers.
249249
+---------------+-----------------+---------------------------+
250250
| GPIO_SD_B0_05 | USDHC1_DATA3 | SD Card |
251251
+---------------+-----------------+---------------------------+
252+
| GPIO_AD_B1_02 | 1588_EVENT2_OUT | 1588 |
253+
+---------------+-----------------+---------------------------+
254+
| GPIO_AD_B1_03 | 1588_EVENT2_IN | 1588 |
255+
+---------------+-----------------+---------------------------+
252256

253257
.. note::
254258
In order to use the SPI peripheral on this board, resistors R278,

boards/arm/mimxrt1050_evk/pinmux.c

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -283,6 +283,17 @@ static int mimxrt1050_evk_init(const struct device *dev)
283283
/* pull up the ENET_INT before RESET. */
284284
GPIO_WritePinOutput(GPIO1, 10, 1);
285285
GPIO_WritePinOutput(GPIO1, 9, 0);
286+
287+
#if defined(CONFIG_PTP_CLOCK_MCUX)
288+
/* GPIO_AD_B1_02 is configured as 1588_EVENT2_OUT */
289+
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT, 0U);
290+
/* GPIO_AD_B1_02 PAD functional properties */
291+
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT, 0x10B0u);
292+
/* GPIO_AD_B1_03 is configured as 1588_EVENT2_IN */
293+
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN, 0U);
294+
/* GPIO_AD_B1_03 PAD functional properties */
295+
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN, 0xB0E9);
296+
#endif
286297
#endif
287298

288299
#if DT_NODE_HAS_STATUS(DT_NODELABEL(lcdif), okay) && CONFIG_DISPLAY

boards/arm/mimxrt1060_evk/doc/index.rst

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -265,6 +265,10 @@ The MIMXRT1060 SoC has five pairs of pinmux/gpio controllers.
265265
+---------------+-----------------+---------------------------+
266266
| GPIO_AD_B1_15 | SAI1_TX_SYNC | I2S |
267267
+---------------+-----------------+---------------------------+
268+
| GPIO_AD_B1_02 | 1588_EVENT2_OUT | 1588 |
269+
+---------------+-----------------+---------------------------+
270+
| GPIO_AD_B1_03 | 1588_EVENT2_IN | 1588 |
271+
+---------------+-----------------+---------------------------+
268272

269273
.. note::
270274
In order to use the SPI peripheral on this board, resistors R278, R279,

boards/arm/mimxrt1060_evk/pinmux.c

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -219,6 +219,18 @@ static int mimxrt1060_evk_init(const struct device *dev)
219219
/* pull up the ENET_INT before RESET. */
220220
GPIO_WritePinOutput(GPIO1, 10, 1);
221221
GPIO_WritePinOutput(GPIO1, 9, 0);
222+
223+
#if defined(CONFIG_PTP_CLOCK_MCUX)
224+
/* GPIO_AD_B1_02 is configured as 1588_EVENT2_OUT */
225+
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT, 0U);
226+
/* GPIO_AD_B1_02 PAD functional properties */
227+
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT, 0x10B0u);
228+
/* GPIO_AD_B1_03 is configured as 1588_EVENT2_IN */
229+
IOMUXC_SetPinMux(IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN, 0U);
230+
/* GPIO_AD_B1_03 PAD functional properties */
231+
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN, 0xB0E9);
232+
#endif
233+
222234
#endif
223235

224236
#if DT_NODE_HAS_STATUS(DT_NODELABEL(lcdif), okay) && CONFIG_DISPLAY

0 commit comments

Comments
 (0)