We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d048c44 commit 2a01321Copy full SHA for 2a01321
drivers/spi/spi_gd32.c
@@ -31,17 +31,6 @@ LOG_MODULE_REGISTER(spi_gd32);
31
32
#define GD32_SPI_PSC_MAX 0x7U
33
34
-#if defined(CONFIG_SOC_SERIES_GD32F4XX) || \
35
- defined(CONFIG_SOC_SERIES_GD32F403) || \
36
- defined(CONFIG_SOC_SERIES_GD32VF103) || \
37
- defined(CONFIG_SOC_SERIES_GD32E10X)
38
-#define RCU_APB1EN_OFFSET APB1EN_REG_OFFSET
39
-#elif defined(CONFIG_SOC_SERIES_GD32F3X0)
40
-#define RCU_APB1EN_OFFSET IDX_APB1EN
41
-#else
42
-#error Unknown GD32 soc series
43
-#endif
44
-
45
#ifdef CONFIG_SPI_GD32_DMA
46
47
enum spi_gd32_dma_direction {
0 commit comments