File tree Expand file tree Collapse file tree 1 file changed +67
-0
lines changed
samples/subsys/usb/webusb/boards Expand file tree Collapse file tree 1 file changed +67
-0
lines changed Original file line number Diff line number Diff line change
1
+ /*
2
+ * Copyright (c) 2025 Microchip Technology Inc.
3
+ *
4
+ * SPDX-License-Identifier: Apache-2.0
5
+ */
6
+
7
+ /* Overlay for zephyr_udc0 */
8
+ &zephyr_udc0 {
9
+ cdc_acm_uart0 {
10
+ compatible = "zephyr,cdc-acm-uart";
11
+ };
12
+ };
13
+
14
+ /* Overlay for clock node */
15
+ &clock {
16
+ fdpll {
17
+ compatible = "microchip,sam-d5x-e5x-fdpll";
18
+
19
+ fdpll0 {
20
+ fdpll-divider-ratio-int = <119>;
21
+ fdpll-divider-ratio-frac = <0>;
22
+ fdpll-src = "gclk1";
23
+ };
24
+
25
+ fdpll1 {
26
+ subsystem = <CLOCK_MCHP_FDPLL_ID_FDPLL1>;
27
+ fdpll-divider-ratio-int = <95>;
28
+ fdpll-divider-ratio-frac = <0>;
29
+ fdpll-src = "gclk1";
30
+ fdpll-lock-bypass-en = <1>;
31
+ fdpll-run-in-standby-en = <0>;
32
+ fdpll-en = <1>;
33
+ fdpll-wakeup-fast-en = <1>;
34
+ };
35
+ };
36
+
37
+ gclkgen {
38
+ gclkgen2 {
39
+ gclkgen-div-factor = <2>;
40
+ gclkgen-src = "fdpll1";
41
+ };
42
+
43
+ gclkgen1 {
44
+ gclkgen-div-factor = <12>;
45
+ };
46
+ };
47
+
48
+ gclkperiph {
49
+ usb0 {
50
+ subsystem = <CLOCK_MCHP_GCLKPERIPH_ID_USB>;
51
+ gclkperiph-src = "gclk2";
52
+ gclkperiph-en = <1>;
53
+ };
54
+ };
55
+
56
+ mclkperiph {
57
+ usb0 {
58
+ subsystem = <CLOCK_MCHP_MCLKPERIPH_ID_APBB_USB>;
59
+ mclk-en = <1>;
60
+ };
61
+ };
62
+ };
63
+
64
+ /* Enable USB0 node */
65
+ &usb0 {
66
+ status = "okay";
67
+ };
You can’t perform that action at this time.
0 commit comments