Skip to content

Commit 36f6caf

Browse files
rruuaanngkartben
authored andcommitted
dts: bindings: clock: Change the property names in the DTS
Rename the following properties in bindings and DTS: -- freqs_mhz => freqs-mhz -- cg_reg => cg-reg -- pll_ctrl_reg => pll-ctrl-reg Signed-off-by: James Roy <[email protected]>
1 parent 5914131 commit 36f6caf

File tree

2 files changed

+6
-6
lines changed

2 files changed

+6
-6
lines changed

boards/mediatek/mt8195/mt8195_adsp.dts

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -34,9 +34,9 @@
3434
cpuclk: cpuclk@10000000 {
3535
compatible = "mediatek,mt8195_cpuclk";
3636
reg = <0x10000000 380>;
37-
cg_reg = <0x10720180>;
38-
pll_ctrl_reg = <0x1000c7e0>;
39-
freqs_mhz = <26 370 540 720>;
37+
cg-reg = <0x10720180>;
38+
pll-ctrl-reg = <0x1000c7e0>;
39+
freqs-mhz = <26 370 540 720>;
4040
};
4141

4242
core_intc: core_intc@0 {

dts/bindings/clock/mediatek,mt8195_cpuclk.yaml

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -4,13 +4,13 @@
44
description: MediaTek Audio DSP CPU Frequency Control
55
compatible: "mediatek,mt8195_cpuclk"
66
properties:
7-
freqs_mhz:
7+
freqs-mhz:
88
type: array
99
description: Available frequencies in ascending order
1010
required: true
1111
reg:
1212
type: array
13-
cg_reg:
13+
cg-reg:
1414
type: int
15-
pll_ctrl_reg:
15+
pll-ctrl-reg:
1616
type: int

0 commit comments

Comments
 (0)