File tree Expand file tree Collapse file tree 1 file changed +59
-0
lines changed
samples/subsys/usb/mass/boards Expand file tree Collapse file tree 1 file changed +59
-0
lines changed Original file line number Diff line number Diff line change
1
+ /*
2
+ * Copyright (c) 2025 Microchip Technology Inc.
3
+ *
4
+ * SPDX-License-Identifier: Apache-2.0
5
+ */
6
+
7
+ /* Overlay for clock node */
8
+ &clock {
9
+ fdpll {
10
+ compatible = "microchip,sam-d5x-e5x-fdpll";
11
+
12
+ fdpll1 {
13
+ subsystem = <CLOCK_MCHP_FDPLL_ID_FDPLL1>;
14
+ fdpll-divider-ratio-int = <95>;
15
+ fdpll-divider-ratio-frac = <0>;
16
+ fdpll-src = "gclk1";
17
+ fdpll-lock-bypass-en = <1>;
18
+ fdpll-run-in-standby-en = <0>;
19
+ fdpll-en = <1>;
20
+ fdpll-wakeup-fast-en = <1>;
21
+ };
22
+ };
23
+
24
+ gclkgen {
25
+ gclkgen2 {
26
+ subsystem = <CLOCK_MCHP_GCLKGEN_ID_GEN2>;
27
+ gclkgen-div-factor = <2>;
28
+ gclkgen-src = "fdpll1";
29
+ gclkgen-en = <1>;
30
+ };
31
+
32
+ gclkgen1 {
33
+ subsystem = <CLOCK_MCHP_GCLKGEN_ID_GEN1>;
34
+ gclkgen-div-factor = <12>;
35
+ gclkgen-src = "xosc1";
36
+ gclkgen-en = <1>;
37
+ };
38
+ };
39
+
40
+ gclkperiph {
41
+ usb0 {
42
+ subsystem = <CLOCK_MCHP_GCLKPERIPH_ID_USB>;
43
+ gclkperiph-src = "gclk2";
44
+ gclkperiph-en = <1>;
45
+ };
46
+ };
47
+
48
+ mclkperiph {
49
+ usb0 {
50
+ subsystem = <CLOCK_MCHP_MCLKPERIPH_ID_APBB_USB>;
51
+ mclk-en = <1>;
52
+ };
53
+ };
54
+ };
55
+
56
+ /* Enable USB0 node */
57
+ &usb0 {
58
+ status = "okay";
59
+ };
You can’t perform that action at this time.
0 commit comments