File tree Expand file tree Collapse file tree 1 file changed +3
-3
lines changed
samples/drivers/clock_control_litex Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -20,19 +20,19 @@ Configuration
2020*************
2121Basic configuration of the driver, including default settings for clock outputs, is held in Device Tree clock control nodes.
2222
23- .. literalinclude :: ../../../dts/riscv/riscv32-litex-vexriscv.dtsi
23+ .. literalinclude :: ../../../boards/enjoydigital/litex_vexriscv/litex_vexriscv.dts
2424 :language: dts
2525 :start-at: clk0: clock-controller@0 {
2626 :end-at: };
2727 :dedent:
2828
29- .. literalinclude :: ../../../dts/riscv/riscv32-litex-vexriscv.dtsi
29+ .. literalinclude :: ../../../boards/enjoydigital/litex_vexriscv/litex_vexriscv.dts
3030 :language: dts
3131 :start-at: clk1: clock-controller@1 {
3232 :end-at: };
3333 :dedent:
3434
35- .. literalinclude :: ../../../dts/riscv/riscv32-litex-vexriscv.dtsi
35+ .. literalinclude :: ../../../boards/enjoydigital/litex_vexriscv/litex_vexriscv.dts
3636 :language: dts
3737 :start-at: clock0: clock@e0004800 {
3838 :end-at: };
You can’t perform that action at this time.
0 commit comments