Skip to content

Commit 4532193

Browse files
le-quang168tiennguyenzg
le-quang168
authored and
tiennguyenzg
committed
dts: renesas: Add SPI support for RZN2L, T2M
Add SPI nodes to Renesas RZN2L, T2M devicetree Signed-off-by: Quang Le <[email protected]> Signed-off-by: Tien Nguyen <[email protected]>
1 parent e057205 commit 4532193

File tree

2 files changed

+128
-0
lines changed

2 files changed

+128
-0
lines changed

‎dts/arm/renesas/rz/rzn/r9a07g084.dtsi‎

Lines changed: 64 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1259,6 +1259,70 @@
12591259
};
12601260
};
12611261

1262+
spi0: spi@80003000 {
1263+
compatible = "renesas,rz-spi";
1264+
reg = <0x80003000 0x74>;
1265+
interrupts = <GIC_SPI 324 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1266+
<GIC_SPI 325 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1267+
<GIC_SPI 326 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1268+
<GIC_SPI 327 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1269+
<GIC_SPI 328 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1270+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1271+
channel = <0>;
1272+
clk-src = <0>;
1273+
#address-cells = <1>;
1274+
#size-cells = <0>;
1275+
status = "disabled";
1276+
};
1277+
1278+
spi1: spi@80003400 {
1279+
compatible = "renesas,rz-spi";
1280+
reg = <0x80003400 0x74>;
1281+
interrupts = <GIC_SPI 329 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1282+
<GIC_SPI 330 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1283+
<GIC_SPI 331 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1284+
<GIC_SPI 332 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1285+
<GIC_SPI 333 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1286+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1287+
channel = <1>;
1288+
clk-src = <1>;
1289+
#address-cells = <1>;
1290+
#size-cells = <0>;
1291+
status = "disabled";
1292+
};
1293+
1294+
spi2: spi@80003800 {
1295+
compatible = "renesas,rz-spi";
1296+
reg = <0x80003800 0x74>;
1297+
interrupts = <GIC_SPI 334 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1298+
<GIC_SPI 335 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1299+
<GIC_SPI 336 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1300+
<GIC_SPI 337 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1301+
<GIC_SPI 338 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1302+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1303+
channel = <2>;
1304+
clk-src = <2>;
1305+
#address-cells = <1>;
1306+
#size-cells = <0>;
1307+
status = "disabled";
1308+
};
1309+
1310+
spi3: spi@81002000 {
1311+
compatible = "renesas,rz-spi";
1312+
reg = <0x81002000 0x74>;
1313+
interrupts = <GIC_SPI 443 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1314+
<GIC_SPI 444 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1315+
<GIC_SPI 445 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1316+
<GIC_SPI 446 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1317+
<GIC_SPI 447 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1318+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1319+
channel = <3>;
1320+
clk-src = <3>;
1321+
#address-cells = <1>;
1322+
#size-cells = <0>;
1323+
status = "disabled";
1324+
};
1325+
12621326
wdt0: watchdog@80042000 {
12631327
compatible = "renesas,rz-wdt";
12641328
reg = <0x80042000 0x1000>;

‎dts/arm/renesas/rz/rzt/r9a07g075.dtsi‎

Lines changed: 64 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1263,6 +1263,70 @@
12631263
};
12641264
};
12651265

1266+
spi0: spi@80003000 {
1267+
compatible = "renesas,rz-spi";
1268+
reg = <0x80003000 0x74>;
1269+
interrupts = <GIC_SPI 324 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1270+
<GIC_SPI 325 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1271+
<GIC_SPI 326 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1272+
<GIC_SPI 327 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1273+
<GIC_SPI 328 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1274+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1275+
channel = <0>;
1276+
clk-src = <0>;
1277+
#address-cells = <1>;
1278+
#size-cells = <0>;
1279+
status = "disabled";
1280+
};
1281+
1282+
spi1: spi@80003400 {
1283+
compatible = "renesas,rz-spi";
1284+
reg = <0x80003400 0x74>;
1285+
interrupts = <GIC_SPI 329 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1286+
<GIC_SPI 330 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1287+
<GIC_SPI 331 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1288+
<GIC_SPI 332 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1289+
<GIC_SPI 333 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1290+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1291+
channel = <1>;
1292+
clk-src = <1>;
1293+
#address-cells = <1>;
1294+
#size-cells = <0>;
1295+
status = "disabled";
1296+
};
1297+
1298+
spi2: spi@80003800 {
1299+
compatible = "renesas,rz-spi";
1300+
reg = <0x80003800 0x74>;
1301+
interrupts = <GIC_SPI 334 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1302+
<GIC_SPI 335 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1303+
<GIC_SPI 336 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1304+
<GIC_SPI 337 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1305+
<GIC_SPI 338 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1306+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1307+
channel = <2>;
1308+
clk-src = <2>;
1309+
#address-cells = <1>;
1310+
#size-cells = <0>;
1311+
status = "disabled";
1312+
};
1313+
1314+
spi3: spi@81002000 {
1315+
compatible = "renesas,rz-spi";
1316+
reg = <0x81002000 0x74>;
1317+
interrupts = <GIC_SPI 443 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1318+
<GIC_SPI 444 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1319+
<GIC_SPI 445 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1320+
<GIC_SPI 446 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1321+
<GIC_SPI 447 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
1322+
interrupt-names = "rxi", "txi", "idle", "eri", "tei";
1323+
channel = <3>;
1324+
clk-src = <3>;
1325+
#address-cells = <1>;
1326+
#size-cells = <0>;
1327+
status = "disabled";
1328+
};
1329+
12661330
wdt0: watchdog@80042000 {
12671331
compatible = "renesas,rz-wdt";
12681332
reg = <0x80042000 0x1000>;

0 commit comments

Comments
 (0)