@@ -44,18 +44,6 @@ extern const struct device *eth_stm32_phy_dev;
44
44
#define __eth_stm32_buf __aligned(4)
45
45
#endif
46
46
47
- #if DT_HAS_COMPAT_STATUS_OKAY (st_stm32n6_ethernet )
48
- #define STM32_ETH_PHY_MODE (inst ) \
49
- ((DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, rgmii) ? ETH_RGMII_MODE : \
50
- (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, gmii) ? ETH_GMII_MODE : \
51
- (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, mii) ? ETH_MII_MODE : \
52
- ETH_RMII_MODE))))
53
- #else
54
- #define STM32_ETH_PHY_MODE (inst ) \
55
- (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, mii) ? \
56
- ETH_MII_MODE : ETH_RMII_MODE)
57
- #endif
58
-
59
47
#if defined(CONFIG_ETH_STM32_HAL_API_V1 )
60
48
61
49
#define ETH_MII_MODE ETH_MEDIA_INTERFACE_MII
@@ -77,6 +65,22 @@ struct eth_stm32_tx_context {
77
65
78
66
#endif /* CONFIG_ETH_STM32_HAL_API_V2 */
79
67
68
+ #if DT_HAS_COMPAT_STATUS_OKAY (st_stm32n6_ethernet )
69
+
70
+ #define ETH_GMII_MODE HAL_ETH_GMII_MODE
71
+ #define ETH_RGMII_MODE HAL_ETH_RGMII_MODE
72
+
73
+ #define STM32_ETH_PHY_MODE (inst ) \
74
+ ((DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, rgmii) ? ETH_RGMII_MODE : \
75
+ (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, gmii) ? ETH_GMII_MODE : \
76
+ (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, mii) ? ETH_MII_MODE : \
77
+ ETH_RMII_MODE))))
78
+ #else
79
+ #define STM32_ETH_PHY_MODE (inst ) \
80
+ (DT_INST_ENUM_HAS_VALUE(inst, phy_connection_type, mii) ? \
81
+ ETH_MII_MODE : ETH_RMII_MODE)
82
+ #endif
83
+
80
84
/* Definition of the Ethernet driver buffers size and count */
81
85
#define ETH_STM32_RX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for receive */
82
86
#define ETH_STM32_TX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for transmit */
0 commit comments