|
| 1 | +# Atmel SAM V70 MCU series |
| 2 | + |
| 3 | +# Copyright (c) 2019 Gerson Fernando Budke |
| 4 | +# Copyright (c) 2016 Piotr Mienkowski |
| 5 | +# SPDX-License-Identifier: Apache-2.0 |
| 6 | + |
| 7 | +choice |
| 8 | + prompt "Atmel SAMV70 MCU Selection" |
| 9 | + depends on SOC_SERIES_SAMV70 |
| 10 | + |
| 11 | + config SOC_PART_NUMBER_SAMV70Q20 |
| 12 | + bool "SAMV70Q20" |
| 13 | + |
| 14 | + config SOC_PART_NUMBER_SAMV70Q19 |
| 15 | + bool "SAMV70Q19" |
| 16 | + |
| 17 | + config SOC_PART_NUMBER_SAMV70N20 |
| 18 | + bool "SAMV70N20" |
| 19 | + |
| 20 | + config SOC_PART_NUMBER_SAMV70N19 |
| 21 | + bool "SAMV70N19" |
| 22 | + |
| 23 | + config SOC_PART_NUMBER_SAMV70J20 |
| 24 | + bool "SAMV70J20" |
| 25 | + |
| 26 | + config SOC_PART_NUMBER_SAMV70J19 |
| 27 | + bool "SAMV70J19" |
| 28 | + |
| 29 | + config SOC_PART_NUMBER_SAMV70Q20B |
| 30 | + bool "SAMV70Q20B" |
| 31 | + select SOC_ATMEL_SAMV70_REVB |
| 32 | + |
| 33 | + config SOC_PART_NUMBER_SAMV70Q19B |
| 34 | + bool "SAMV70Q19B" |
| 35 | + select SOC_ATMEL_SAMV70_REVB |
| 36 | + |
| 37 | + config SOC_PART_NUMBER_SAMV70N20B |
| 38 | + bool "SAMV70N20B" |
| 39 | + select SOC_ATMEL_SAMV70_REVB |
| 40 | + |
| 41 | + config SOC_PART_NUMBER_SAMV70N19B |
| 42 | + bool "SAMV70N19B" |
| 43 | + select SOC_ATMEL_SAMV70_REVB |
| 44 | + |
| 45 | + config SOC_PART_NUMBER_SAMV70J20B |
| 46 | + bool "SAMV70J20B" |
| 47 | + select SOC_ATMEL_SAMV70_REVB |
| 48 | + |
| 49 | + config SOC_PART_NUMBER_SAMV70J19B |
| 50 | + bool "SAMV70J19B" |
| 51 | + select SOC_ATMEL_SAMV70_REVB |
| 52 | +endchoice |
| 53 | + |
| 54 | +if SOC_SERIES_SAMV70 |
| 55 | + |
| 56 | +config SOC_ATMEL_SAMV70_REVB |
| 57 | + bool |
| 58 | + |
| 59 | +config SOC_ATMEL_SAMV70_EXT_SLCK |
| 60 | + bool "Use external crystal oscillator for slow clock" |
| 61 | + help |
| 62 | + Say y if you want to use external 32 kHz crystal |
| 63 | + oscillator to drive the slow clock. Note that this |
| 64 | + adds a few seconds to boot time, as the crystal |
| 65 | + needs to stabilize after power-up. |
| 66 | + |
| 67 | + Says n if you do not need accurate and precise timers. |
| 68 | + The slow clock will be driven by the internal fast |
| 69 | + RC oscillator running at 32 kHz. |
| 70 | + |
| 71 | +config SOC_ATMEL_SAMV70_EXT_MAINCK |
| 72 | + bool "Use external crystal oscillator for main clock" |
| 73 | + help |
| 74 | + The main clock is being used to drive the PLL, and |
| 75 | + thus driving the processor clock. |
| 76 | + |
| 77 | + Say y if you want to use external crystal oscillator |
| 78 | + to drive the main clock. Note that this adds about |
| 79 | + a second to boot time, as the crystal needs to |
| 80 | + stabilize after power-up. |
| 81 | + |
| 82 | + The crystal used here can be from 3 to 20 MHz. |
| 83 | + |
| 84 | + Says n here will use the internal fast RC oscillator |
| 85 | + running at 12 MHz. |
| 86 | + |
| 87 | +config SOC_ATMEL_SAMV70_MDIV |
| 88 | + int "MDIV" |
| 89 | + default 2 |
| 90 | + range 1 4 |
| 91 | + help |
| 92 | + This divisor defines a ratio between processor clock (HCLK) |
| 93 | + and master clock (MCK): |
| 94 | + MCK = HCLK / MDIV |
| 95 | + |
| 96 | +config SOC_ATMEL_SAMV70_PLLA_MULA |
| 97 | + int "PLL MULA" |
| 98 | + default 24 |
| 99 | + range 1 62 |
| 100 | + help |
| 101 | + This is the multiplier MULA used by the PLL. |
| 102 | + The processor clock is (MAINCK * (MULA + 1) / DIVA). |
| 103 | + |
| 104 | + Board config file can override this settings |
| 105 | + for a particular board. |
| 106 | + |
| 107 | + Setting MULA=0 would disable PLL at boot, this is currently |
| 108 | + not supported. |
| 109 | + |
| 110 | + With default of MULA == 24, and DIVA == 1, |
| 111 | + PLL is running at 25 times the main clock frequency. |
| 112 | + |
| 113 | +config SOC_ATMEL_SAMV70_PLLA_DIVA |
| 114 | + int "PLL DIVA" |
| 115 | + default 1 |
| 116 | + range 1 255 |
| 117 | + help |
| 118 | + This is the divider DIVA used by the PLL. |
| 119 | + The processor clock is (MAINCK * (MULA + 1) / DIVA). |
| 120 | + |
| 121 | + Board config file can override this settings |
| 122 | + for a particular board. |
| 123 | + |
| 124 | + Setting DIVA=0 would disable PLL at boot, this is currently |
| 125 | + not supported. |
| 126 | + |
| 127 | + With default of MULA == 24, and DIVA == 1, |
| 128 | + PLL is running at 25 times the main clock frequency. |
| 129 | + |
| 130 | +config SOC_ATMEL_SAMV70_WAIT_MODE |
| 131 | + bool "Go to Wait mode instead of Sleep mode" |
| 132 | + depends on SOC_ATMEL_SAMV70_EXT_MAINCK |
| 133 | + default y if DEBUG |
| 134 | + help |
| 135 | + For JTAG debugging CPU clock (HCLK) should not stop. In order |
| 136 | + to achieve this, make CPU go to Wait mode instead of Sleep |
| 137 | + mode while using external crystal oscillator for main clock. |
| 138 | + |
| 139 | +config SOC_ATMEL_SAMV70_DISABLE_ERASE_PIN |
| 140 | + bool "Disable ERASE pin" |
| 141 | + help |
| 142 | + At reset ERASE pin is configured in System IO mode. Asserting the ERASE |
| 143 | + pin at '1' will completely erase Flash memory. Setting this option will |
| 144 | + switch the pin to general IO mode giving control of the pin to the GPIO |
| 145 | + module. |
| 146 | + |
| 147 | +endif # SOC_SERIES_SAMV70 |
0 commit comments