File tree Expand file tree Collapse file tree 6 files changed +31
-2
lines changed
include/zephyr/arch/arm/cortex_a_r
subsys/mgmt/mcumgr/grp/os_mgmt/include Expand file tree Collapse file tree 6 files changed +31
-2
lines changed Original file line number Diff line number Diff line change @@ -93,6 +93,14 @@ config CPU_CORTEX_R7
93
93
help
94
94
This option signifies the use of a Cortex-R7 CPU
95
95
96
+ config CPU_CORTEX_R8
97
+ bool
98
+ select CPU_AARCH32_CORTEX_R
99
+ select ARMV7_R
100
+ select ARMV7_R_FP if CPU_HAS_FPU
101
+ help
102
+ This option signifies the use of a Cortex-R8 CPU
103
+
96
104
config CPU_CORTEX_R52
97
105
bool
98
106
select CPU_AARCH32_CORTEX_R
Original file line number Diff line number Diff line change @@ -68,6 +68,15 @@ if("${ARCH}" STREQUAL "arm")
68
68
else ()
69
69
set (GCC_M_CPU ${GCC_M_CPU} +nofp )
70
70
endif ()
71
+ elseif (CONFIG_CPU_CORTEX_R8 )
72
+ set (GCC_M_CPU cortex-r8 )
73
+ if (CONFIG_FPU AND CONFIG_CPU_HAS_VFP )
74
+ if (NOT CONFIG_VFP_FEATURE_DOUBLE_PRECISION )
75
+ set (GCC_M_CPU ${GCC_M_CPU} +nofp.dp )
76
+ endif ()
77
+ else ()
78
+ set (GCC_M_CPU ${GCC_M_CPU} +nofp )
79
+ endif ()
71
80
elseif (CONFIG_CPU_CORTEX_R52 )
72
81
set (GCC_M_CPU cortex-r52 )
73
82
if (CONFIG_FPU AND CONFIG_CPU_HAS_VFP )
Original file line number Diff line number Diff line change @@ -7,7 +7,7 @@ if(CONFIG_FPU)
7
7
8
8
if ("${ARCH} " STREQUAL "arm" )
9
9
if (CONFIG_CPU_AARCH32_CORTEX_R )
10
- if (CONFIG_CPU_CORTEX_R4 OR CONFIG_CPU_CORTEX_R5 ) # VFPv3
10
+ if (CONFIG_CPU_CORTEX_R4 OR CONFIG_CPU_CORTEX_R5 OR CONFIG_CPU_CORTEX_R8 ) # VFPv3
11
11
if (CONFIG_VFP_FEATURE_DOUBLE_PRECISION )
12
12
set (GCC_M_FPU vfpv3-d16 )
13
13
elseif (CONFIG_VFP_FEATURE_SINGLE_PRECISION )
Original file line number Diff line number Diff line change 32
32
#define MPU_RASR_B_Pos 0
33
33
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
34
34
35
- #if defined(CONFIG_CPU_CORTEX_R4 ) || defined(CONFIG_CPU_CORTEX_R5 )
35
+ #if defined(CONFIG_CPU_CORTEX_R4 ) || defined(CONFIG_CPU_CORTEX_R5 ) || defined( CONFIG_CPU_CORTEX_R8 )
36
36
#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)
37
37
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)
38
38
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)
Original file line number Diff line number Diff line change @@ -46,6 +46,8 @@ extern "C" {
46
46
#include <core_cr5.h>
47
47
#elif defined(CONFIG_CPU_CORTEX_R7 )
48
48
#include <core_cr7.h>
49
+ #elif defined(CONFIG_CPU_CORTEX_R8 )
50
+ #include <core_cr8.h>
49
51
#elif defined(CONFIG_CPU_CORTEX_R52 )
50
52
#include <core_cr52.h>
51
53
#elif defined(CONFIG_CPU_AARCH32_CORTEX_A )
Original file line number Diff line number Diff line change @@ -83,6 +83,16 @@ extern "C" {
83
83
#else
84
84
#define PROCESSOR_NAME "cortex-r7+nofp"
85
85
#endif
86
+ #elif defined(CONFIG_CPU_CORTEX_R8 )
87
+ #if defined(CONFIG_FPU ) && defined(CONFIG_CPU_HAS_VFP )
88
+ #if !defined(CONFIG_VFP_FEATURE_DOUBLE_PRECISION )
89
+ #define PROCESSOR_NAME "cortex-r8+nofp.dp"
90
+ #else
91
+ #define PROCESSOR_NAME "cortex-r8"
92
+ #endif
93
+ #else
94
+ #define PROCESSOR_NAME "cortex-r8+nofp"
95
+ #endif
86
96
#elif defined(CONFIG_CPU_CORTEX_R52 )
87
97
#if defined(CONFIG_FPU ) && defined(CONFIG_CPU_HAS_VFP )
88
98
#if !defined(CONFIG_VFP_FEATURE_DOUBLE_PRECISION )
You can’t perform that action at this time.
0 commit comments