Skip to content

Commit 682b572

Browse files
dcpleungnashif
authored andcommitted
xtensa: remove ZSR_MMU_0 and ZSR_MMU_1
They are not being used in the code so there is no need to reserve them as scratch registers. Signed-off-by: Daniel Leung <[email protected]>
1 parent 3dabe03 commit 682b572

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

arch/xtensa/core/gen_zsr.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -31,7 +31,7 @@ def parse_args():
3131

3232
NEEDED = ["A0SAVE", "CPU"]
3333
if args.mmu:
34-
NEEDED += ["MMU_0", "MMU_1", "DBLEXC"]
34+
NEEDED += ["DBLEXC"]
3535
if args.coherence:
3636
NEEDED += ["FLUSH"]
3737

0 commit comments

Comments
 (0)