Skip to content

Commit 70f9b46

Browse files
Hieu Nguyenkartben
authored andcommitted
drivers: serial: Add support for RZ/T2M
Add serial driver support for Renesas RZ/T2M Signed-off-by: Hieu Nguyen <[email protected]> Signed-off-by: Nhut Nguyen <[email protected]> Signed-off-by: Binh Nguyen <[email protected]>
1 parent 303376a commit 70f9b46

File tree

1 file changed

+108
-0
lines changed

1 file changed

+108
-0
lines changed

dts/arm/renesas/rz/rzt/r9a07g075.dtsi

Lines changed: 108 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -99,5 +99,113 @@
9999
compatible = "renesas,rzt-pinctrl";
100100
reg = <0x800a0000 0x1000 0x81030c00 0x1000>;
101101
};
102+
103+
sci0: sci0@80001000 {
104+
compatible = "renesas,rz-sci";
105+
reg = <0x80001000 0x400>;
106+
channel = <0>;
107+
interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
108+
<GIC_SPI 289 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
109+
<GIC_SPI 290 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
110+
<GIC_SPI 291 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
111+
interrupt-names = "eri", "rxi", "txi", "tei";
112+
status = "disabled";
113+
114+
uart {
115+
compatible = "renesas,rz-sci-uart";
116+
current-speed = <115200>;
117+
status = "disabled";
118+
};
119+
};
120+
121+
sci1: sci1@80001400 {
122+
compatible = "renesas,rz-sci";
123+
reg = <0x80001400 0x400>;
124+
channel = <1>;
125+
interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
126+
<GIC_SPI 293 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
127+
<GIC_SPI 294 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
128+
<GIC_SPI 295 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
129+
interrupt-names = "eri", "rxi", "txi", "tei";
130+
status = "disabled";
131+
132+
uart {
133+
compatible = "renesas,rz-sci-uart";
134+
current-speed = <115200>;
135+
status = "disabled";
136+
};
137+
};
138+
139+
sci2: sci2@80001800 {
140+
compatible = "renesas,rz-sci";
141+
reg = <0x80001800 0x400>;
142+
channel = <2>;
143+
interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
144+
<GIC_SPI 297 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
145+
<GIC_SPI 298 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
146+
<GIC_SPI 299 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
147+
interrupt-names = "eri", "rxi", "txi", "tei";
148+
status = "disabled";
149+
150+
uart {
151+
compatible = "renesas,rz-sci-uart";
152+
current-speed = <115200>;
153+
status = "disabled";
154+
};
155+
};
156+
157+
sci3: sci3@80001c00 {
158+
compatible = "renesas,rz-sci";
159+
reg = <0x80001c00 0x400>;
160+
channel = <3>;
161+
interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
162+
<GIC_SPI 301 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
163+
<GIC_SPI 302 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
164+
<GIC_SPI 303 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
165+
interrupt-names = "eri", "rxi", "txi", "tei";
166+
status = "disabled";
167+
168+
uart {
169+
compatible = "renesas,rz-sci-uart";
170+
current-speed = <115200>;
171+
status = "disabled";
172+
};
173+
};
174+
175+
sci4: sci4@80002000 {
176+
compatible = "renesas,rz-sci";
177+
reg = <0x80002000 0x400>;
178+
channel = <4>;
179+
interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
180+
<GIC_SPI 305 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
181+
<GIC_SPI 306 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
182+
<GIC_SPI 307 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
183+
interrupt-names = "eri", "rxi", "txi", "tei";
184+
status = "disabled";
185+
186+
uart {
187+
compatible = "renesas,rz-sci-uart";
188+
current-speed = <115200>;
189+
status = "disabled";
190+
};
191+
};
192+
193+
sci5: sci5@81001000 {
194+
compatible = "renesas,rz-sci";
195+
reg = <0x81001000 0x400>;
196+
channel = <5>;
197+
interrupts = <GIC_SPI 435 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
198+
<GIC_SPI 436 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
199+
<GIC_SPI 437 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
200+
<GIC_SPI 438 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
201+
interrupt-names = "eri", "rxi", "txi", "tei";
202+
status = "disabled";
203+
204+
uart {
205+
compatible = "renesas,rz-sci-uart";
206+
current-speed = <115200>;
207+
status = "disabled";
208+
};
209+
};
102210
};
103211
};

0 commit comments

Comments
 (0)