Skip to content

Commit 725610e

Browse files
haduongquangcarlescufi
authored andcommitted
samples/tests: adc: enable samples/tests for s32z270
enable samples/tests adc for s32z270 Signed-off-by: Ha Duong Quang <[email protected]>
1 parent 77968d4 commit 725610e

File tree

8 files changed

+215
-0
lines changed

8 files changed

+215
-0
lines changed
Lines changed: 95 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,95 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <zephyr/dt-bindings/adc/adc.h>
8+
9+
/ {
10+
zephyr,user {
11+
io-channels = <&sar_adc0 2>, <&sar_adc0 3>, <&sar_adc0 4>, <&sar_adc0 5>,
12+
<&sar_adc1 3>, <&sar_adc1 4>, <&sar_adc1 5>, <&sar_adc1 6>;
13+
};
14+
};
15+
16+
&sar_adc0 {
17+
group-channel = "precision";
18+
callback-select = "normal-end-chain";
19+
status = "okay";
20+
#address-cells = <1>;
21+
#size-cells = <0>;
22+
vref-mv = <1800>;
23+
24+
channel@2 {
25+
reg = <2>;
26+
zephyr,gain = "ADC_GAIN_1";
27+
zephyr,reference = "ADC_REF_INTERNAL";
28+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
29+
zephyr,resolution = <12>;
30+
};
31+
32+
channel@3 {
33+
reg = <3>;
34+
zephyr,gain = "ADC_GAIN_1";
35+
zephyr,reference = "ADC_REF_INTERNAL";
36+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
37+
zephyr,resolution = <12>;
38+
};
39+
40+
channel@4 {
41+
reg = <4>;
42+
zephyr,gain = "ADC_GAIN_1";
43+
zephyr,reference = "ADC_REF_INTERNAL";
44+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
45+
zephyr,resolution = <12>;
46+
};
47+
48+
channel@5 {
49+
reg = <5>;
50+
zephyr,gain = "ADC_GAIN_1";
51+
zephyr,reference = "ADC_REF_INTERNAL";
52+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
53+
zephyr,resolution = <12>;
54+
};
55+
56+
};
57+
58+
&sar_adc1 {
59+
group-channel = "standard";
60+
status = "okay";
61+
#address-cells = <1>;
62+
#size-cells = <0>;
63+
64+
channel@3 {
65+
reg = <3>;
66+
zephyr,gain = "ADC_GAIN_1";
67+
zephyr,reference = "ADC_REF_INTERNAL";
68+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
69+
zephyr,resolution = <12>;
70+
};
71+
72+
channel@4 {
73+
reg = <4>;
74+
zephyr,gain = "ADC_GAIN_1";
75+
zephyr,reference = "ADC_REF_INTERNAL";
76+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
77+
zephyr,resolution = <12>;
78+
};
79+
80+
channel@5 {
81+
reg = <5>;
82+
zephyr,gain = "ADC_GAIN_1";
83+
zephyr,reference = "ADC_REF_INTERNAL";
84+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
85+
zephyr,resolution = <12>;
86+
};
87+
88+
channel@6 {
89+
reg = <6>;
90+
zephyr,gain = "ADC_GAIN_1";
91+
zephyr,reference = "ADC_REF_INTERNAL";
92+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
93+
zephyr,resolution = <12>;
94+
};
95+
};
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include "s32z2xxdc2_s32z270_rtu0.overlay"
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
# Copyright 2024 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_SEQUENCE_RESOLUTION=12
Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,55 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <zephyr/dt-bindings/adc/adc.h>
8+
9+
/ {
10+
aliases {
11+
adc0 = &sar_adc0;
12+
};
13+
zephyr,user {
14+
io-channels = <&sar_adc0 3>, <&sar_adc0 4>, <&sar_adc0 5>, <&sar_adc0 6>;
15+
};
16+
};
17+
18+
&sar_adc0 {
19+
group-channel = "standard";
20+
status = "okay";
21+
#address-cells = <1>;
22+
#size-cells = <0>;
23+
24+
channel@3 {
25+
reg = <3>;
26+
zephyr,gain = "ADC_GAIN_1";
27+
zephyr,reference = "ADC_REF_INTERNAL";
28+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
29+
zephyr,resolution = <12>;
30+
};
31+
32+
channel@4 {
33+
reg = <4>;
34+
zephyr,gain = "ADC_GAIN_1";
35+
zephyr,reference = "ADC_REF_INTERNAL";
36+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
37+
zephyr,resolution = <12>;
38+
};
39+
40+
channel@5 {
41+
reg = <5>;
42+
zephyr,gain = "ADC_GAIN_1";
43+
zephyr,reference = "ADC_REF_INTERNAL";
44+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
45+
zephyr,resolution = <12>;
46+
};
47+
48+
channel@6 {
49+
reg = <6>;
50+
zephyr,gain = "ADC_GAIN_1";
51+
zephyr,reference = "ADC_REF_INTERNAL";
52+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
53+
zephyr,resolution = <12>;
54+
};
55+
};
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
# Copyright 2024 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_SEQUENCE_RESOLUTION=12
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include "s32z2xxdc2_s32z270_rtu0.overlay"
Lines changed: 36 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,36 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <zephyr/dt-bindings/adc/adc.h>
8+
9+
/ {
10+
zephyr,user {
11+
io-channels = <&sar_adc0 2>, <&sar_adc0 3>;
12+
};
13+
};
14+
15+
&sar_adc0 {
16+
group-channel = "precision";
17+
status = "okay";
18+
#address-cells = <1>;
19+
#size-cells = <0>;
20+
21+
channel@2 {
22+
reg = <2>;
23+
zephyr,gain = "ADC_GAIN_1";
24+
zephyr,reference = "ADC_REF_INTERNAL";
25+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
26+
zephyr,resolution = <12>;
27+
};
28+
29+
channel@3 {
30+
reg = <3>;
31+
zephyr,gain = "ADC_GAIN_1";
32+
zephyr,reference = "ADC_REF_INTERNAL";
33+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
34+
zephyr,resolution = <12>;
35+
};
36+
};
Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
/*
2+
* Copyright 2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include "s32z2xxdc2_s32z270_rtu0.overlay"

0 commit comments

Comments
 (0)