Skip to content

Commit 7bb772b

Browse files
Hieu Nguyenfabiobaltieri
authored andcommitted
dts: renesas: Add PWM support for Renesas RZ/A3UL
Add MTU nodes to Renesas RZ/A3UL Signed-off-by: Hieu Nguyen <[email protected]> Signed-off-by: Tien Nguyen <[email protected]>
1 parent 8e40b8a commit 7bb772b

File tree

1 file changed

+141
-0
lines changed

1 file changed

+141
-0
lines changed

dts/arm64/renesas/rz/rza/r9a07g063.dtsi

Lines changed: 141 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@
99
#include <arm64/armv8-a.dtsi>
1010
#include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
1111
#include <zephyr/dt-bindings/gpio/gpio.h>
12+
#include <zephyr/dt-bindings/pwm/renesas_rz_pwm.h>
1213

1314
/ {
1415
compatible = "renesas,r9a07g063";
@@ -329,5 +330,145 @@
329330
interrupt-names = "eri", "bri", "rxi", "txi", "tei";
330331
status = "disabled";
331332
};
333+
334+
mtu0: mtu0@10001290 {
335+
compatible = "renesas,rz-mtu";
336+
channel = <0>;
337+
reg = <0x10001290 0x99>;
338+
interrupts = <GIC_SPI 170 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
339+
<GIC_SPI 171 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
340+
<GIC_SPI 172 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
341+
<GIC_SPI 173 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
342+
<GIC_SPI 174 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
343+
<GIC_SPI 175 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
344+
<GIC_SPI 176 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
345+
interrupt-names = "tgia", "tgib", "tgic", "tgid", "tciv", "tgie", "tgif";
346+
prescaler = <1>;
347+
status = "disabled";
348+
349+
pwm {
350+
compatible = "renesas,rz-mtu-pwm";
351+
#pwm-cells = <3>;
352+
status = "disabled";
353+
};
354+
};
355+
356+
mtu1: mtu1@10001291 {
357+
compatible = "renesas,rz-mtu";
358+
channel = <1>;
359+
reg = <0x10001291 0x11b>;
360+
interrupts = <GIC_SPI 177 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
361+
<GIC_SPI 178 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
362+
<GIC_SPI 179 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
363+
<GIC_SPI 180 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
364+
interrupt-names = "tgia", "tgib", "tciv", "tciu";
365+
prescaler = <1>;
366+
status = "disabled";
367+
368+
pwm {
369+
compatible = "renesas,rz-mtu-pwm";
370+
#pwm-cells = <3>;
371+
status = "disabled";
372+
};
373+
};
374+
375+
mtu2: mtu2@10001292 {
376+
compatible = "renesas,rz-mtu";
377+
channel = <2>;
378+
reg = <0x10001292 0x17b>;
379+
interrupts = <GIC_SPI 181 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
380+
<GIC_SPI 182 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
381+
<GIC_SPI 183 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
382+
<GIC_SPI 184 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
383+
interrupt-names = "tgia", "tgib", "tciv", "tciu";
384+
prescaler = <1>;
385+
status = "disabled";
386+
387+
pwm {
388+
compatible = "renesas,rz-mtu-pwm";
389+
#pwm-cells = <3>;
390+
status = "disabled";
391+
};
392+
};
393+
394+
mtu3: mtu3@10001200 {
395+
compatible = "renesas,rz-mtu";
396+
channel = <3>;
397+
reg = <0x10001200 0x94>;
398+
interrupts = <GIC_SPI 185 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
399+
<GIC_SPI 186 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
400+
<GIC_SPI 187 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
401+
<GIC_SPI 188 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
402+
<GIC_SPI 189 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
403+
interrupt-names = "tgia", "tgib", "tgic", "tgid", "tciv";
404+
prescaler = <1>;
405+
status = "disabled";
406+
407+
pwm {
408+
compatible = "renesas,rz-mtu-pwm";
409+
#pwm-cells = <3>;
410+
status = "disabled";
411+
};
412+
};
413+
414+
mtu4: mtu4@10001201 {
415+
compatible = "renesas,rz-mtu";
416+
channel = <4>;
417+
reg = <0x10001201 0x94>;
418+
interrupts = <GIC_SPI 190 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
419+
<GIC_SPI 191 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
420+
<GIC_SPI 192 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
421+
<GIC_SPI 193 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
422+
<GIC_SPI 194 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
423+
interrupt-names = "tgia", "tgib", "tgic", "tgid", "tciv";
424+
prescaler = <1>;
425+
status = "disabled";
426+
427+
pwm {
428+
compatible = "renesas,rz-mtu-pwm";
429+
#pwm-cells = <3>;
430+
status = "disabled";
431+
};
432+
};
433+
434+
mtu6: mtu6@10001a00 {
435+
compatible = "renesas,rz-mtu";
436+
channel = <6>;
437+
reg = <0x10001a00 0x94>;
438+
interrupts = <GIC_SPI 198 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
439+
<GIC_SPI 199 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
440+
<GIC_SPI 200 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
441+
<GIC_SPI 201 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
442+
<GIC_SPI 202 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
443+
interrupt-names = "tgia", "tgib", "tgic", "tgid", "tciv";
444+
prescaler = <1>;
445+
status = "disabled";
446+
447+
pwm {
448+
compatible = "renesas,rz-mtu-pwm";
449+
#pwm-cells = <3>;
450+
status = "disabled";
451+
};
452+
};
453+
454+
mtu7: mtu7@10001a01 {
455+
compatible = "renesas,rz-mtu";
456+
channel = <7>;
457+
reg = <0x10001a01 0x94>;
458+
interrupts = <GIC_SPI 203 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
459+
<GIC_SPI 204 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
460+
<GIC_SPI 205 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
461+
<GIC_SPI 206 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
462+
<GIC_SPI 207 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
463+
interrupt-names = "tgia", "tgib", "tgic", "tgid", "tciv";
464+
prescaler = <1>;
465+
status = "disabled";
466+
467+
pwm {
468+
compatible = "renesas,rz-mtu-pwm";
469+
#pwm-cells = <3>;
470+
status = "disabled";
471+
};
472+
};
332473
};
333474
};

0 commit comments

Comments
 (0)