Skip to content

Commit 7c3504b

Browse files
franciscomunoznashif
authored andcommitted
dts: bindings: microchip,xec-i2c: Add GIRQ fields
Add the girq and girq-bit fields to the binding. This allows encoding GIRQ related information inside device tree. Signed-off-by: Francisco Munoz <[email protected]> Signed-off-by: Rajavardhan Gundi <[email protected]>
1 parent f436315 commit 7c3504b

File tree

2 files changed

+20
-0
lines changed

2 files changed

+20
-0
lines changed

dts/arm/microchip/mec1501hsz.dtsi

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -168,6 +168,8 @@
168168
#address-cells = <1>;
169169
#size-cells = <0>;
170170
status = "disabled";
171+
girq = <13>;
172+
girq-bit = <0>;
171173
};
172174

173175
i2c_smb_1: i2c@40004400 {
@@ -178,6 +180,8 @@
178180
#address-cells = <1>;
179181
#size-cells = <0>;
180182
status = "disabled";
183+
girq = <13>;
184+
girq-bit = <1>;
181185
};
182186

183187
i2c_smb_2: i2c@40004800 {
@@ -188,6 +192,8 @@
188192
#address-cells = <1>;
189193
#size-cells = <0>;
190194
status = "disabled";
195+
girq = <13>;
196+
girq-bit = <2>;
191197
};
192198

193199
i2c_smb_3: i2c@40004c00 {
@@ -198,6 +204,8 @@
198204
#address-cells = <1>;
199205
#size-cells = <0>;
200206
status = "disabled";
207+
girq = <13>;
208+
girq-bit = <3>;
201209
};
202210

203211
i2c_smb_4: i2c@40005000 {
@@ -208,6 +216,8 @@
208216
#address-cells = <1>;
209217
#size-cells = <0>;
210218
status = "disabled";
219+
girq = <13>;
220+
girq-bit = <4>;
211221
};
212222

213223
espi0: espi@400f3400 {

dts/bindings/i2c/microchip,xec-i2c.yaml

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -15,3 +15,13 @@ properties:
1515
type: int
1616
description: soc block mapping to pin
1717
required: true
18+
19+
girq:
20+
type: int
21+
required: true
22+
description: GIRQ for this device
23+
24+
girq-bit:
25+
type: int
26+
required: true
27+
description: Bit position in GIRQ for this device

0 commit comments

Comments
 (0)