Skip to content

Commit 8eed20d

Browse files
Aymeric Ailletcarlescufi
authored andcommitted
dts: arm: rcar_gen3_cr7: Add SCIF support to DTS
Add SCIF bus initial support to Renesas R-Car SOC series. SCIF1 is used as main serial and shell output on R-Car H3 board. Signed-off-by: Aymeric Aillet <[email protected]>
1 parent c5a057b commit 8eed20d

File tree

2 files changed

+32
-0
lines changed

2 files changed

+32
-0
lines changed

boards/arm/rcar_h3ulcb/rcar_h3ulcb_cr7.dts

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,8 @@
1414

1515
chosen {
1616
zephyr,sram = &sram0;
17+
zephyr,console = &scif1;
18+
zephyr,shell-uart = &scif1;
1719
};
1820

1921
leds {
@@ -46,3 +48,7 @@
4648
&gpio6 {
4749
status = "okay";
4850
};
51+
52+
&scif1 {
53+
status = "okay";
54+
};

dts/arm/renesas/gen3/rcar_gen3_cr7.dtsi

Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -84,5 +84,31 @@
8484
#clock-cells = <2>;
8585
label = "cpg";
8686
};
87+
88+
scif1: serial@e6e68000 {
89+
compatible = "renesas,rcar-scif";
90+
reg = <0xe6e68000 0x64>;
91+
interrupt-parent = <&gic>;
92+
interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL
93+
IRQ_DEFAULT_PRIORITY>;
94+
clocks = <&cpg CPG_MOD 206>,
95+
<&cpg CPG_CORE CPG_CORE_CLK_S3D4>;
96+
current-speed = <115200>;
97+
status = "disabled";
98+
label = "scif1";
99+
};
100+
101+
scif2: serial@e6e88000 {
102+
compatible = "renesas,rcar-scif";
103+
reg = <0xe6e88000 0x64>;
104+
interrupt-parent = <&gic>;
105+
interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL
106+
IRQ_DEFAULT_PRIORITY>;
107+
clocks = <&cpg CPG_MOD 310>,
108+
<&cpg CPG_CORE CPG_CORE_CLK_S3D4>;
109+
current-speed = <115200>;
110+
status = "disabled";
111+
label = "scif2";
112+
};
87113
};
88114
};

0 commit comments

Comments
 (0)