Skip to content

Commit 954e80a

Browse files
nhutnguyenkckartben
nhutnguyenkc
authored and
kartben
committed
boards: renesas: Add minimal support for board RSK+ for RZ/N2L
Add minimal support for board RSK+ for RZ/N2L Signed-off-by: Nhut Nguyen <[email protected]> Signed-off-by: Hoang Nguyen <[email protected]>
1 parent fc9d39a commit 954e80a

File tree

9 files changed

+264
-0
lines changed

9 files changed

+264
-0
lines changed

‎boards/renesas/rzn2l_rsk/Kconfig.rzn2l_rsk

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
config BOARD_RZN2L_RSK
5+
select SOC_R9A07G084M04GBG

‎boards/renesas/rzn2l_rsk/board.cmake

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
board_runner_args(jlink "--device=R9A07G084M04GBG")
5+
include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)

‎boards/renesas/rzn2l_rsk/board.yml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
board:
2+
name: rzn2l_rsk
3+
full_name: Renesas Starter Kit+ for RZ/N2L
4+
vendor: renesas
5+
socs:
6+
- name: r9a07g084m04gbg

‎boards/renesas/rzn2l_rsk/doc/index.rst

Lines changed: 115 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,115 @@
1+
.. zephyr:board:: rzn2l_rsk
2+
3+
Overview
4+
********
5+
6+
Renesas Starter Kit+ for RZ/N2L is for evaluation or development using the RZ/N2L MPU.
7+
With the on-board emulator, you can start evaluation by simply connecting the bundled cable with
8+
your PC. This product has rich functional ICs such as Gigabit Ethernet PHY and Octal Flash,
9+
you can fully evaluate functions without an extension board.
10+
11+
* On-board RZ/N2L MPU 225-pin (R9A07G084M04GBG)
12+
* Rich functional ICs such as Gigabit Ethernet PHY and Octal Flash are mounted,
13+
so functions of target MPU can be fully evaluated
14+
* Generic interfaces such as Pmod/Grove/Qwiic/mikroBUS
15+
* Pin headers for external extension enable you to evaluate many use cases
16+
* Emulator circuit is mounted, and program debugging can be started by simply connecting USB cable
17+
to PC (two USB cables are included, one for emulator and the other for power supply)
18+
* On-board memory components:
19+
20+
* SDRAM (256MBit)
21+
* NOR Flash (256MBit)
22+
* Octa Flash (512MBit)
23+
* HyperRAM (64Mbit)
24+
* QSPI Serial Flash (512Mbit)
25+
* I2C EEPROM (32Kbit)
26+
27+
* Communication interfaces include:
28+
29+
* Debug interfaces (J-Link OB, MIPI-10, MIPI-20)
30+
* Ethernet
31+
* CAN
32+
* USB
33+
* RS485
34+
* UART
35+
* I2C
36+
* SPI
37+
38+
Hardware
39+
********
40+
41+
The Renesas RZ/N2L MPU documentation can be found at `RZ/N2L Group Website`_
42+
43+
.. figure:: rzn2l_block_diagram.webp
44+
:width: 500px
45+
:align: center
46+
:alt: RZ/N2L group feature
47+
48+
RZ/N2L block diagram (Credit: Renesas Electronics Corporation)
49+
50+
Detailed hardware features for the board can be found at `RZ/N2L-RSK Website`_
51+
52+
Supported Features
53+
==================
54+
55+
.. zephyr: board-supported-hw::
56+
57+
Connections and IOs
58+
===================
59+
60+
By default, the board is configured for use with:
61+
62+
* UART0 connected to the USB serial port (pins H15, G11),
63+
* UART3 connected to the PMOD Header (J25, pins E14, E15),
64+
* LEDs defined as ``led0``, ``led1``, ``led2`` and ``led3``,
65+
66+
The Zephyr console uses UART0.
67+
68+
Programming and Debugging
69+
*************************
70+
71+
Applications for the ``rzn2l_rsk`` board can be
72+
built, flashed, and debugged in the usual way. See :ref:`build_an_application`
73+
and :ref:`application_run` for more details on building and running.
74+
75+
To use J-Link OB on RSK+RZN2L,
76+
77+
1. Open the jumper pin (J9) for switching the debug connection.
78+
79+
2. Connect the micro-USB type-B to J-Link OB USB connector (J10), and then the LED4 is lighted.
80+
81+
Console
82+
=======
83+
84+
The UART port is accessed by USB-Serial port (CN16).
85+
86+
Debugging
87+
=========
88+
89+
Here is an example for building and debugging with the :zephyr:code-sample:`hello_world` application.
90+
91+
.. zephyr-app-commands::
92+
:zephyr-app: samples/hello_world
93+
:board: rzn2l_rsk
94+
:goals: build debug
95+
96+
Flashing
97+
=========
98+
99+
Before using ``flash`` command, the board must be set to xSPI boot mode.
100+
101+
.. zephyr-app-commands::
102+
:zephyr-app: samples/hello_world
103+
:board: rzn2l_rsk
104+
:goals: build flash
105+
106+
References
107+
**********
108+
109+
.. target-notes::
110+
111+
.. _RZ/N2L Group Website:
112+
https://www.renesas.com/en/products/microcontrollers-microprocessors/rz-mpus/rzn2l-integrated-tsn-compliant-3-port-gigabit-ethernet-switch-enables-various-industrial-applications
113+
114+
.. _RZ/N2L-RSK Website:
115+
https://www.renesas.com/en/products/microcontrollers-microprocessors/rz-mpus/rzn2l-rsk-renesas-starter-kit-rzn2l

‎boards/renesas/rzn2l_rsk/doc/rzn2l_block_diagram.webp

25.3 KB
Binary file not shown.

‎boards/renesas/rzn2l_rsk/doc/rzn2l_rsk.webp

68.6 KB
Binary file not shown.

‎boards/renesas/rzn2l_rsk/rzn2l_rsk.dts

Lines changed: 111 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,111 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
/dts-v1/;
7+
#include <arm/renesas/rz/rzn/r9a07g084.dtsi>
8+
#include "rzn2l_rsk-pinctrl.dtsi"
9+
#include <zephyr/dt-bindings/input/input-event-codes.h>
10+
11+
/ {
12+
model = "Renesas Starter Kit+ for RZ/N2L";
13+
compatible = "renesas,rzn2l-rsk";
14+
15+
chosen {
16+
zephyr,sram = &atcm;
17+
zephyr,flash = &xspi0_cs0;
18+
zephyr,code-partition = &slot0_partition;
19+
zephyr,console = &uart0;
20+
zephyr,shell-uart = &uart0;
21+
};
22+
23+
aliases {
24+
led0 = &led0;
25+
led1 = &led1;
26+
sw0 = &sw1;
27+
};
28+
29+
leds {
30+
compatible = "gpio-leds";
31+
32+
led0: led0 {
33+
gpios = <&gpio18 2 0>;
34+
label = "led0";
35+
};
36+
37+
led1: led1 {
38+
gpios = <&gpio22 3 0>;
39+
label = "led1";
40+
};
41+
42+
led2: led2 {
43+
gpios = <&gpio4 1 0>;
44+
label = "led2";
45+
};
46+
47+
led3: led3 {
48+
gpios = <&gpio17 3 0>;
49+
label = "led3";
50+
};
51+
};
52+
53+
gpio_keys {
54+
compatible = "gpio-keys";
55+
56+
sw1: sw1 {
57+
label = "sw1";
58+
gpios = <&gpio16 3 0>;
59+
zephyr,code = <INPUT_KEY_0>;
60+
};
61+
62+
sw2: sw2 {
63+
label = "sw2";
64+
gpios = <&gpio5 4 0>;
65+
zephyr,code = <INPUT_KEY_1>;
66+
};
67+
};
68+
};
69+
70+
&sci0 {
71+
pinctrl-0 = <&sci0_default>;
72+
pinctrl-names = "default";
73+
status = "okay";
74+
75+
uart0: uart {
76+
current-speed = <115200>;
77+
status = "okay";
78+
};
79+
};
80+
81+
&gpio18 {
82+
status = "okay";
83+
};
84+
85+
&gpio22 {
86+
status = "okay";
87+
};
88+
89+
&gpio4 {
90+
status = "okay";
91+
};
92+
93+
&gpio17 {
94+
status = "okay";
95+
};
96+
97+
&irq7 {
98+
trigger-type = "falling";
99+
pinctrl-0 = <&irq7_default>;
100+
pinctrl-names = "default";
101+
status = "okay";
102+
};
103+
104+
&gpio16 {
105+
irqs = <3 7>;
106+
status = "okay";
107+
};
108+
109+
&gpio5 {
110+
status = "okay";
111+
};

‎boards/renesas/rzn2l_rsk/rzn2l_rsk.yaml

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
identifier: rzn2l_rsk
2+
name: Renesas Starter Kit+ for RZ/N2L
3+
type: mcu
4+
arch: arm
5+
toolchain:
6+
- zephyr
7+
supported:
8+
- uart
9+
- gpio
10+
vendor: renesas

‎boards/renesas/rzn2l_rsk/rzn2l_rsk_defconfig

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_XIP=n
5+
6+
# Enable UART driver
7+
CONFIG_SERIAL=y
8+
CONFIG_UART_CONSOLE=y
9+
CONFIG_UART_INTERRUPT_DRIVEN=y
10+
11+
# Enable console
12+
CONFIG_CONSOLE=y

0 commit comments

Comments
 (0)