|
18 | 18 | #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
|
19 | 19 |
|
20 | 20 | / {
|
21 |
| - model = "XENVM"; |
22 | 21 | compatible = "xen,xenvm";
|
23 |
| - interrupt-parent = <&gic>; |
24 | 22 | #address-cells = <0x02>;
|
25 | 23 | #size-cells = <0x02>;
|
| 24 | + interrupt-parent = <&gic>; |
| 25 | + model = "XENVM"; |
26 | 26 |
|
27 | 27 | chosen {
|
28 |
| - zephyr,sram = &ram; |
29 | 28 | zephyr,console = &xen_hvc;
|
| 29 | + zephyr,sram = &ram; |
30 | 30 | };
|
31 | 31 |
|
32 | 32 | cpus {
|
33 | 33 | #address-cells = <0x01>;
|
34 | 34 | #size-cells = <0x00>;
|
35 | 35 |
|
36 | 36 | cpu@0 {
|
37 |
| - device_type = "cpu"; |
38 | 37 | compatible = "arm,armv8";
|
39 |
| - enable-method = "psci"; |
40 | 38 | reg = <0x00>;
|
| 39 | + device_type = "cpu"; |
| 40 | + enable-method = "psci"; |
41 | 41 | };
|
42 | 42 | };
|
43 | 43 |
|
|
47 | 47 | };
|
48 | 48 |
|
49 | 49 | ram: memory@40000000 {
|
50 |
| - device_type = "mmio-sram"; |
51 | 50 | reg = <0x00 0x40000000 0x00 DT_SIZE_M(16)>;
|
| 51 | + device_type = "mmio-sram"; |
52 | 52 | };
|
53 | 53 |
|
54 | 54 | gic: interrupt-controller@3001000 {
|
55 | 55 | compatible = "arm,gic-v2", "arm,gic";
|
56 |
| - #interrupt-cells = <0x04>; |
| 56 | + reg = <0x00 0x3001000 0x00 0x1000 0x00 0x3002000 0x00 0x2000>; |
57 | 57 | #address-cells = <0x00>;
|
| 58 | + #interrupt-cells = <0x04>; |
58 | 59 | interrupt-controller;
|
59 |
| - reg = <0x00 0x3001000 0x00 0x1000 0x00 0x3002000 0x00 0x2000>; |
60 | 60 | };
|
61 | 61 |
|
62 | 62 | timer {
|
63 | 63 | compatible = "arm,armv8-timer";
|
| 64 | + interrupt-parent = <&gic>; |
64 | 65 | interrupts = <GIC_PPI 0x0d IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY
|
65 | 66 | GIC_PPI 0x0e IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY
|
66 | 67 | GIC_PPI 0x0b IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
|
67 |
| - interrupt-parent = <&gic>; |
68 | 68 | };
|
69 | 69 |
|
70 | 70 | hypervisor: hypervisor@38000000 {
|
71 | 71 | compatible = "xen,xen";
|
72 | 72 | reg = <0x00 0x38000000 0x00 0x1000000>;
|
73 |
| - interrupts = <GIC_PPI 0x0f IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>; |
74 | 73 | interrupt-parent = <&gic>;
|
| 74 | + interrupts = <GIC_PPI 0x0f IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>; |
75 | 75 | };
|
76 | 76 |
|
77 | 77 | xen_hvc: hvc {
|
|
0 commit comments